{"id":"https://openalex.org/W1986567912","doi":"https://doi.org/10.1109/mc.1986.1663151","title":"Fault Tolerance Techniques for Array Structures Used in Supercomputing","display_name":"Fault Tolerance Techniques for Array Structures Used in Supercomputing","publication_year":1986,"publication_date":"1986-02-01","ids":{"openalex":"https://openalex.org/W1986567912","doi":"https://doi.org/10.1109/mc.1986.1663151","mag":"1986567912"},"language":"en","primary_location":{"id":"doi:10.1109/mc.1986.1663151","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mc.1986.1663151","pdf_url":null,"source":{"id":"https://openalex.org/S178916657","display_name":"Computer","issn_l":"0018-9162","issn":["0018-9162","1558-0814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320439","host_organization_name":"IEEE Computer Society","host_organization_lineage":["https://openalex.org/P4310320439","https://openalex.org/P4310319808"],"host_organization_lineage_names":["IEEE Computer Society","Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Computer","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5097428236","display_name":"Negrini","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Negrini","raw_affiliation_strings":["Politecnico di Milano, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107332390","display_name":"Sami Sami","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Sami","raw_affiliation_strings":["Dipartimento di Elettronica, Politecnico di Milano, Milano, Italy","Politecnico di Milano, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5097428237","display_name":"Stefanelli","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Stefanelli","raw_affiliation_strings":["Dipartimento di Elettronica, Politecnico di Milano, Milano, Italy","Politecnico di Milano, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":16.9249,"has_fulltext":false,"cited_by_count":119,"citation_normalized_percentile":{"value":0.99149186,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"19","issue":"2","first_page":"78","last_page":"87"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8492250442504883},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7706665992736816},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6469360589981079},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6015316247940063},{"id":"https://openalex.org/keywords/locality","display_name":"Locality","score":0.5631506443023682},{"id":"https://openalex.org/keywords/supercomputer","display_name":"Supercomputer","score":0.55679851770401},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5443068146705627},{"id":"https://openalex.org/keywords/class","display_name":"Class (philosophy)","score":0.5232357382774353},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.5212629437446594},{"id":"https://openalex.org/keywords/systolic-array","display_name":"Systolic array","score":0.47765886783599854},{"id":"https://openalex.org/keywords/wavefront","display_name":"Wavefront","score":0.47187915444374084},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.43663260340690613},{"id":"https://openalex.org/keywords/parallel-processing","display_name":"Parallel processing","score":0.43314462900161743},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.4172724187374115},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33866703510284424},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.331972599029541},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2718629240989685},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.2554165720939636},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20586034655570984},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.18719112873077393},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14151668548583984}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8492250442504883},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7706665992736816},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6469360589981079},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6015316247940063},{"id":"https://openalex.org/C2779808786","wikidata":"https://www.wikidata.org/wiki/Q6664603","display_name":"Locality","level":2,"score":0.5631506443023682},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.55679851770401},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5443068146705627},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.5232357382774353},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.5212629437446594},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.47765886783599854},{"id":"https://openalex.org/C165699331","wikidata":"https://www.wikidata.org/wiki/Q461533","display_name":"Wavefront","level":2,"score":0.47187915444374084},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.43663260340690613},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.43314462900161743},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.4172724187374115},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33866703510284424},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.331972599029541},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2718629240989685},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.2554165720939636},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20586034655570984},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.18719112873077393},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14151668548583984},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mc.1986.1663151","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mc.1986.1663151","pdf_url":null,"source":{"id":"https://openalex.org/S178916657","display_name":"Computer","issn_l":"0018-9162","issn":["0018-9162","1558-0814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320439","host_organization_name":"IEEE Computer Society","host_organization_lineage":["https://openalex.org/P4310320439","https://openalex.org/P4310319808"],"host_organization_lineage_names":["IEEE Computer Society","Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Computer","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1538383862","https://openalex.org/W1572474464","https://openalex.org/W1974106274","https://openalex.org/W2004622965","https://openalex.org/W2017369466","https://openalex.org/W2046704138","https://openalex.org/W2071058948","https://openalex.org/W2081942300","https://openalex.org/W2090897403","https://openalex.org/W2097561580","https://openalex.org/W2121881146","https://openalex.org/W2133009808","https://openalex.org/W2137816402","https://openalex.org/W2568293969","https://openalex.org/W2972130420","https://openalex.org/W3148123634","https://openalex.org/W4250610003","https://openalex.org/W4285719527","https://openalex.org/W6678071927","https://openalex.org/W6767568739"],"related_works":["https://openalex.org/W2384867379","https://openalex.org/W2329539859","https://openalex.org/W2227905990","https://openalex.org/W1624166738","https://openalex.org/W2514009251","https://openalex.org/W2201805576","https://openalex.org/W2151785378","https://openalex.org/W1536789313","https://openalex.org/W2172119162","https://openalex.org/W1564724827"],"abstract_inverted_index":{"In":[0],"this":[1,65],"article,":[2],"the":[3,7,30,68,77,80,86,112,149,152,186],"authors":[4,140],"deal":[5],"with":[6,128,151,185],"standardized":[8],"class":[9,87],"of":[10,29,33,72,88,124,155,169,182],"parallel":[11],"machines.":[12],"Fast,":[13],"highly":[14],"parallel,":[15],"dedicated":[16],"array":[17,73],"units":[18,74],"are":[19,79],"well":[20],"suited":[21,55],"to":[22,50,56,97],"VLSI":[23],"or":[24],"even":[25],"WSI":[26],"implementation":[27],"because":[28],"extreme":[31],"regularity":[32],"their":[34,37],"architecture":[35],"and":[36],"interconnection":[38,114,137],"locality.":[39],"Given":[40],"these":[41],"attributes,":[42],"it":[43,94],"is":[44,95,172],"reasonable,":[45],"as":[46],"H.T.":[47],"Kung":[48],"suggests,":[49],"look":[51],"for":[52,61,111,174],"algorithms":[53],"inherently":[54],"such":[57,92],"arrays":[58],"(signal-processing":[59],"algorithms,":[60],"instance,":[62],"fall":[63],"within":[64],"class).":[66],"Among":[67],"most":[69,84],"attractive":[70],"examples":[71],"discussed":[75],"in":[76,103,131,148,162],"literature":[78],"chip":[81],"structure":[82],"and,":[83],"notably,":[85],"systolic":[89],"arrays.":[90],"On":[91],"architectures":[93],"possible":[96,153],"activate":[98],"a":[99],"wavefront":[100],"computation":[101,105],"mode,":[102],"which":[104],"propagates":[106],"along":[107,135],"one":[108,132],"direction":[109,133],"only":[110,134],"various":[113],"axes.":[115],"The":[116,139],"systems":[117],"considered":[118],"here":[119],"are,":[120],"then,":[121],"regular":[122],"interconnections":[123],"processing":[125],"elements":[126,171],"(cells),":[127],"information":[129],"flowing":[130],"all":[136],"lines.":[138],"require":[141],"that":[142,177],"no":[143],"memory":[144,170],"devices":[145],"be":[146],"present":[147],"array,":[150],"exception":[154],"local":[156],"''service''":[157],"memories":[158],"(for":[159],"example,":[160],"registers":[161],"serial":[163],"arithmetic":[164],"units).":[165],"This":[166],"limited":[167],"use":[168],"acceptable":[173],"attached":[175],"processors":[176],"generally":[178],"communicate":[179],"by":[180],"means":[181],"I/O":[183],"lines":[184],"main":[187],"memories.":[188]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}