{"id":"https://openalex.org/W2004045008","doi":"https://doi.org/10.1109/mc.1983.1654267","title":"Palladio: An exploratory environment for circuit design","display_name":"Palladio: An exploratory environment for circuit design","publication_year":1983,"publication_date":"1983-12-01","ids":{"openalex":"https://openalex.org/W2004045008","doi":"https://doi.org/10.1109/mc.1983.1654267","mag":"2004045008"},"language":"en","primary_location":{"id":"doi:10.1109/mc.1983.1654267","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mc.1983.1654267","pdf_url":null,"source":{"id":"https://openalex.org/S178916657","display_name":"Computer","issn_l":"0018-9162","issn":["0018-9162","1558-0814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320439","host_organization_name":"IEEE Computer Society","host_organization_lineage":["https://openalex.org/P4310320439","https://openalex.org/P4310319808"],"host_organization_lineage_names":["IEEE Computer Society","Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Computer","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112625535","display_name":"Brown","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brown","raw_affiliation_strings":["Department of Computer Science, University of Stanford, Stanford, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Stanford, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100745677","display_name":"Tong Tong","orcid":"https://orcid.org/0000-0003-0636-7359"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tong","raw_affiliation_strings":["University of Stanford, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Stanford, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5096726828","display_name":"Foyster","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Foyster","raw_affiliation_strings":["University of Stanford, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Stanford, USA","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":23.9486,"has_fulltext":false,"cited_by_count":91,"citation_normalized_percentile":{"value":0.99803922,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"16","issue":"12","first_page":"41","last_page":"56"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.777484655380249},{"id":"https://openalex.org/keywords/workstation","display_name":"Workstation","score":0.641054630279541},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.635798990726471},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.6294087171554565},{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.5926937460899353},{"id":"https://openalex.org/keywords/engineering-design-process","display_name":"Engineering design process","score":0.5574084520339966},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5311892032623291},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4690692126750946},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4535067081451416},{"id":"https://openalex.org/keywords/ranging","display_name":"Ranging","score":0.4418077766895294},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.43856000900268555},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.41883736848831177},{"id":"https://openalex.org/keywords/iterative-design","display_name":"Iterative design","score":0.4180005192756653},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.4128918945789337},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.4099230468273163},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.3433985114097595},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2854534685611725},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14782458543777466},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12963831424713135},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12258204817771912},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.10064899921417236},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09253624081611633}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.777484655380249},{"id":"https://openalex.org/C67953723","wikidata":"https://www.wikidata.org/wiki/Q192525","display_name":"Workstation","level":2,"score":0.641054630279541},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.635798990726471},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.6294087171554565},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.5926937460899353},{"id":"https://openalex.org/C34972735","wikidata":"https://www.wikidata.org/wiki/Q2920267","display_name":"Engineering design process","level":2,"score":0.5574084520339966},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5311892032623291},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4690692126750946},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4535067081451416},{"id":"https://openalex.org/C115051666","wikidata":"https://www.wikidata.org/wiki/Q6522493","display_name":"Ranging","level":2,"score":0.4418077766895294},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.43856000900268555},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.41883736848831177},{"id":"https://openalex.org/C106246047","wikidata":"https://www.wikidata.org/wiki/Q4928435","display_name":"Iterative design","level":3,"score":0.4180005192756653},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.4128918945789337},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.4099230468273163},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.3433985114097595},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2854534685611725},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14782458543777466},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12963831424713135},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12258204817771912},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.10064899921417236},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09253624081611633},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2778648169","wikidata":"https://www.wikidata.org/wiki/Q967768","display_name":"Compatibility (geochemistry)","level":2,"score":0.0},{"id":"https://openalex.org/C42360764","wikidata":"https://www.wikidata.org/wiki/Q83588","display_name":"Chemical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mc.1983.1654267","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mc.1983.1654267","pdf_url":null,"source":{"id":"https://openalex.org/S178916657","display_name":"Computer","issn_l":"0018-9162","issn":["0018-9162","1558-0814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320439","host_organization_name":"IEEE Computer Society","host_organization_lineage":["https://openalex.org/P4310320439","https://openalex.org/P4310319808"],"host_organization_lineage_names":["IEEE Computer Society","Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Computer","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1557490893","https://openalex.org/W1614081703","https://openalex.org/W1967575124","https://openalex.org/W1968833464","https://openalex.org/W2014393101","https://openalex.org/W2023542619","https://openalex.org/W2033755422","https://openalex.org/W2054873730","https://openalex.org/W2091579301","https://openalex.org/W2103745904","https://openalex.org/W2128804841","https://openalex.org/W2169966862","https://openalex.org/W4236999695","https://openalex.org/W6679473930"],"related_works":["https://openalex.org/W2376028644","https://openalex.org/W1605062719","https://openalex.org/W2044122268","https://openalex.org/W2102933388","https://openalex.org/W2393658466","https://openalex.org/W2383563100","https://openalex.org/W2304374807","https://openalex.org/W4389672975","https://openalex.org/W1965232212","https://openalex.org/W2105463171"],"abstract_inverted_index":{"Palladio":[0,101],"is":[1,17,28,36,103],"a":[2,29,106,142],"circuit":[3,23,26,52,139],"design":[4,13,27,42,45,57,62,96,112,118],"environment":[5,58,102],"for":[6,89,145],"experimenting":[7],"with":[8],"methodologies":[9],"and":[10,44,48,85,93,98,114,134,156],"knowledge-based,":[11],"expert-system":[12],"aids.":[14,119,137],"Its":[15],"framework":[16],"based":[18],"on":[19],"several":[20,121],"premises":[21],"about":[22],"design:":[24],"(1)":[25],"process":[30,39],"of":[31,73,105,149,152,160],"incremental":[32],"refinement;":[33],"(2)":[34],"it":[35],"an":[37,55],"exploratory":[38],"in":[40,76],"which":[41],"specifications":[43],"goals":[46],"coevolve;":[47],"(3)":[49],"most":[50],"important,":[51],"designers":[53,140],"need":[54,144],"integrated":[56,111,135,154],"that":[59,70],"provides":[60],"compatible":[61,77],"tools":[63,97],"ranging":[64,79],"from":[65,81,116],"simulators":[66],"to":[67,83],"layout":[68],"generators,":[69],"permits":[71],"specification":[72],"digital":[74],"systems":[75,133],"languages":[78],"anywhere":[80],"architectural":[82],"layout,":[84],"includes":[86],"the":[87,150,157],"means":[88],"explicitly":[90],"representing,":[91],"constructing,":[92],"testing":[94],"such":[95,146],"languages.":[99],"The":[100],"part":[104],"growing":[107],"trend":[108],"toward":[109],"creating":[110],"environments":[113],"away":[115],"isolated":[117],"Recently":[120],"commercial":[122],"computer-aided":[123],"engineering":[124],"(CAE)":[125],"workstations":[126,147],"have":[127,141],"emerged,":[128],"providing":[129],"multiple-level,":[130],"circuit-specification":[131],"entry":[132],"analysis":[136],"Integrated":[138],"special":[143],"because":[148],"complexity":[151],"large":[153],"circuits":[155],"high":[158],"costs":[159],"prototyping":[161],"them.":[162]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}