{"id":"https://openalex.org/W2100285281","doi":"https://doi.org/10.1109/mc.1982.1653972","title":"A Restructurable Integrated Circuit for Implementing Programmable Digital Systems","display_name":"A Restructurable Integrated Circuit for Implementing Programmable Digital Systems","publication_year":1982,"publication_date":"1982-03-01","ids":{"openalex":"https://openalex.org/W2100285281","doi":"https://doi.org/10.1109/mc.1982.1653972","mag":"2100285281"},"language":"en","primary_location":{"id":"doi:10.1109/mc.1982.1653972","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mc.1982.1653972","pdf_url":null,"source":{"id":"https://openalex.org/S178916657","display_name":"Computer","issn_l":"0018-9162","issn":["0018-9162","1558-0814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320439","host_organization_name":"IEEE Computer Society","host_organization_lineage":["https://openalex.org/P4310320439","https://openalex.org/P4310319808"],"host_organization_lineage_names":["IEEE Computer Society","Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Computer","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5097614793","display_name":"Budzinski","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Budzinski","raw_affiliation_strings":["Texas Instrumenits, Inc., USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas Instrumenits, Inc., USA","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016860546","display_name":"Linn","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Linn","raw_affiliation_strings":["Texas Instrumenits, Inc., USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas Instrumenits, Inc., USA","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033900863","display_name":"Thatte","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Thatte","raw_affiliation_strings":["Texas Instrumenits, Inc., USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas Instrumenits, Inc., USA","institution_ids":["https://openalex.org/I74760111"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I74760111"],"apc_list":null,"apc_paid":null,"fwci":1.2236,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.82748777,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"15","issue":"3","first_page":"43","last_page":"54"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8367992639541626},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5344136953353882},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5216936469078064},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5171924829483032},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.49481672048568726},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.483690083026886},{"id":"https://openalex.org/keywords/circuit-switching","display_name":"Circuit switching","score":0.4724572002887726},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4498339593410492},{"id":"https://openalex.org/keywords/microcode","display_name":"Microcode","score":0.43626317381858826},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.4175734519958496},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.4132213890552521},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17507287859916687},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10285818576812744}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8367992639541626},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5344136953353882},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5216936469078064},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5171924829483032},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.49481672048568726},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.483690083026886},{"id":"https://openalex.org/C74294265","wikidata":"https://www.wikidata.org/wiki/Q506273","display_name":"Circuit switching","level":2,"score":0.4724572002887726},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4498339593410492},{"id":"https://openalex.org/C22174128","wikidata":"https://www.wikidata.org/wiki/Q175869","display_name":"Microcode","level":2,"score":0.43626317381858826},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.4175734519958496},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.4132213890552521},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17507287859916687},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10285818576812744},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/mc.1982.1653972","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mc.1982.1653972","pdf_url":null,"source":{"id":"https://openalex.org/S178916657","display_name":"Computer","issn_l":"0018-9162","issn":["0018-9162","1558-0814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320439","host_organization_name":"IEEE Computer Society","host_organization_lineage":["https://openalex.org/P4310320439","https://openalex.org/P4310319808"],"host_organization_lineage_names":["IEEE Computer Society","Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Computer","raw_type":"journal-article"},{"id":"pmh:oai:caltechconf.library.caltech.edu:240","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4306401211","display_name":"CalTechCONF (Cal Tech)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122411786","host_organization_name":"California Institute of Technology","host_organization_lineage":["https://openalex.org/I122411786"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"Book Section"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.47999998927116394}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1997983136","https://openalex.org/W2015657209","https://openalex.org/W2063246149"],"related_works":["https://openalex.org/W2183559057","https://openalex.org/W2097456460","https://openalex.org/W8358306","https://openalex.org/W1631437749","https://openalex.org/W2216584887","https://openalex.org/W309165247","https://openalex.org/W2134697552","https://openalex.org/W2006106470","https://openalex.org/W2139930253","https://openalex.org/W2362011796"],"abstract_inverted_index":{"The":[0,12,44],"Restructurable":[1,49],"Integrated":[2,50],"Circuit,":[3],"a":[4,30,38,64,101,104,117,145],"highly":[5,39],"flexible":[6,40],"and":[7,113,116,131],"programmable":[8,77,81],"multimicrocomputer":[9],"is":[10,18],"presented.":[11],"goal":[13],"of":[14,24,37,47,57,63,84,89,103,127,134],"this":[15,124],"integrated":[16,41],"circuit":[17,42],"to":[19,34,144],"apply":[20],"the":[21,35,48,55,69,129],"large":[22],"number":[23],"gates":[25],"that":[26],"are":[27],"available":[28],"on":[29,91],"custom":[31,146],"designed":[32],"VLSI
\\nIC":[33],"design":[36],".":[43],"main":[45],"application":[46],"Circuit":[51],"(RIC)":[52],"will":[53],"be":[54,138],"implementation":[56],"digital":[58],"system":[59],"hardware":[60],"through":[61],"programmation":[62],"RIC.":[65],"The
\\nflexibility":[66],"provided":[67],"within":[68],"RIC":[70],"includes:":[71],"user":[72,76,80,118],"definable":[73,119],"micro":[74],"language,":[75,79],"assembly":[78],"microcode,":[82],"dynamic
\\ncoordination":[83],"multiple":[85,92],"internal":[86,94],"processors,":[87],"coordination":[88],"processors":[90],"RICs,":[93],"memory":[95,106],"use":[96],"as":[97,100],"caches":[98],"or":[99],"member":[102],"virtual":[105],"hierarchy,":[107],"qeneral":[108],"topology":[109],"for":[110],"interchip":[111],"communication":[112],"external
\\ndata":[114],"paths,":[115],"interrupt":[120],"mechanism.":[121],"By":[122],"providing":[123,141],"high":[125,135],"degree":[126],"flexibility,":[128],"cost":[130],"reliability":[132],"advantages":[133],"volume
\\nproduction":[136],"can":[137],"accrued,":[139],"while":[140],"performance":[142],"comparable":[143],"VLSI":[147],"IC.":[148]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}