{"id":"https://openalex.org/W1980116997","doi":"https://doi.org/10.1109/mc.1979.1658578","title":"Special Feature: Developing a Multiple-Instructon-Stream Single-Chip Processor","display_name":"Special Feature: Developing a Multiple-Instructon-Stream Single-Chip Processor","publication_year":1979,"publication_date":"1979-12-01","ids":{"openalex":"https://openalex.org/W1980116997","doi":"https://doi.org/10.1109/mc.1979.1658578","mag":"1980116997"},"language":"en","primary_location":{"id":"doi:10.1109/mc.1979.1658578","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mc.1979.1658578","pdf_url":null,"source":{"id":"https://openalex.org/S178916657","display_name":"Computer","issn_l":"0018-9162","issn":["0018-9162","1558-0814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320439","host_organization_name":"IEEE Computer Society","host_organization_lineage":["https://openalex.org/P4310320439","https://openalex.org/P4310319808"],"host_organization_lineage_names":["IEEE Computer Society","Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Computer","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5096888932","display_name":"Kaminsky","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kaminsky","raw_affiliation_strings":["Bell Telephone Laboratories, Inc., Naperville, IL, USA","University of Illinois, Naperville, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bell Telephone Laboratories, Inc., Naperville, IL, USA","institution_ids":[]},{"raw_affiliation_string":"University of Illinois, Naperville, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110752493","display_name":"Davidson","orcid":null},"institutions":[{"id":"https://openalex.org/I2801919071","display_name":"University of Illinois System","ror":"https://ror.org/05e94g991","country_code":"US","type":"education","lineage":["https://openalex.org/I2801919071"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Davidson","raw_affiliation_strings":["University of Illinois, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Illinois, USA","institution_ids":["https://openalex.org/I2801919071"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8028,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.7020202,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"12","issue":"12","first_page":"66","last_page":"76"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.880723237991333},{"id":"https://openalex.org/keywords/feature","display_name":"Feature (linguistics)","score":0.5381935238838196},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48148882389068604},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4674207866191864},{"id":"https://openalex.org/keywords/stream-processing","display_name":"Stream processing","score":0.4556778073310852},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4222642779350281},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4103134274482727},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.301643431186676},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15857860445976257}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.880723237991333},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.5381935238838196},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48148882389068604},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4674207866191864},{"id":"https://openalex.org/C107027933","wikidata":"https://www.wikidata.org/wiki/Q2006448","display_name":"Stream processing","level":2,"score":0.4556778073310852},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4222642779350281},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4103134274482727},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.301643431186676},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15857860445976257},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mc.1979.1658578","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mc.1979.1658578","pdf_url":null,"source":{"id":"https://openalex.org/S178916657","display_name":"Computer","issn_l":"0018-9162","issn":["0018-9162","1558-0814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320439","host_organization_name":"IEEE Computer Society","host_organization_lineage":["https://openalex.org/P4310320439","https://openalex.org/P4310319808"],"host_organization_lineage_names":["IEEE Computer Society","Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Computer","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W117118105","https://openalex.org/W193760628","https://openalex.org/W308421369","https://openalex.org/W1987225815","https://openalex.org/W2011996701","https://openalex.org/W2015826981","https://openalex.org/W2016110597","https://openalex.org/W2061298228","https://openalex.org/W2061345213","https://openalex.org/W2063647017","https://openalex.org/W2083348328","https://openalex.org/W2295576379"],"related_works":["https://openalex.org/W2502691491","https://openalex.org/W2382679704","https://openalex.org/W1879443270","https://openalex.org/W2140048897","https://openalex.org/W2144331304","https://openalex.org/W2187686360","https://openalex.org/W2754086592","https://openalex.org/W3198758847","https://openalex.org/W4230458348","https://openalex.org/W2063558432"],"abstract_inverted_index":{"Multiprocessing":[0],"within":[1],"a":[2,23],"chip":[3],"may":[4],"be":[5],"the":[6,10],"next":[7],"step":[8],"in":[9],"evolution":[11],"of":[12],"single-chip":[13],"microprocessors.":[14],"The":[15],"methodology":[16],"described":[17],"here":[18],"achieves":[19],"multiple-instruction-stream":[20],"concurrency":[21],"with":[22],"shared-resource":[24],"pipeline":[25],"architecture.":[26]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}