{"id":"https://openalex.org/W1988380797","doi":"https://doi.org/10.1109/mc.1979.1658490","title":"Testing Logic Networks and Designing for Testability","display_name":"Testing Logic Networks and Designing for Testability","publication_year":1979,"publication_date":"1979-10-01","ids":{"openalex":"https://openalex.org/W1988380797","doi":"https://doi.org/10.1109/mc.1979.1658490","mag":"1988380797"},"language":"en","primary_location":{"id":"doi:10.1109/mc.1979.1658490","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mc.1979.1658490","pdf_url":null,"source":{"id":"https://openalex.org/S178916657","display_name":"Computer","issn_l":"0018-9162","issn":["0018-9162","1558-0814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320439","host_organization_name":"IEEE Computer Society","host_organization_lineage":["https://openalex.org/P4310320439","https://openalex.org/P4310319808"],"host_organization_lineage_names":["IEEE Computer Society","Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Computer","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111403366","display_name":"Williams","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Williams","raw_affiliation_strings":["IBM, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM, USA","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"last","author":{"id":null,"display_name":"Parker","orcid":null},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Parker","raw_affiliation_strings":["Hewlett Packard Company, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hewlett Packard Company, USA","institution_ids":["https://openalex.org/I1324840837"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":16.8596,"has_fulltext":false,"cited_by_count":71,"citation_normalized_percentile":{"value":0.99410774,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"12","issue":"10","first_page":"9","last_page":"21"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.8865771293640137},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8179031610488892},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6969379186630249},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5575260519981384},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.5186095237731934},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.514437735080719},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.49996042251586914},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.46884238719940186},{"id":"https://openalex.org/keywords/system-testing","display_name":"System testing","score":0.45317110419273376},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.44142234325408936},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4231695830821991},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41179677844047546},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3763907551765442},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35231709480285645},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.22223511338233948},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11121004819869995},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10317185521125793},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09250155091285706}],"concepts":[{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.8865771293640137},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8179031610488892},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6969379186630249},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5575260519981384},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.5186095237731934},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.514437735080719},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.49996042251586914},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.46884238719940186},{"id":"https://openalex.org/C7166840","wikidata":"https://www.wikidata.org/wiki/Q1199682","display_name":"System testing","level":2,"score":0.45317110419273376},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.44142234325408936},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4231695830821991},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41179677844047546},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3763907551765442},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35231709480285645},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.22223511338233948},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11121004819869995},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10317185521125793},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09250155091285706},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mc.1979.1658490","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mc.1979.1658490","pdf_url":null,"source":{"id":"https://openalex.org/S178916657","display_name":"Computer","issn_l":"0018-9162","issn":["0018-9162","1558-0814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320439","host_organization_name":"IEEE Computer Society","host_organization_lineage":["https://openalex.org/P4310320439","https://openalex.org/P4310319808"],"host_organization_lineage_names":["IEEE Computer Society","Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Computer","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6200000047683716,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":71,"referenced_works":["https://openalex.org/W162020638","https://openalex.org/W290503896","https://openalex.org/W1491411410","https://openalex.org/W1576979152","https://openalex.org/W1825320825","https://openalex.org/W1969474413","https://openalex.org/W1970702806","https://openalex.org/W1972937448","https://openalex.org/W1974364927","https://openalex.org/W1975517686","https://openalex.org/W1980752348","https://openalex.org/W1993225874","https://openalex.org/W1997317373","https://openalex.org/W2002133727","https://openalex.org/W2004437077","https://openalex.org/W2006773005","https://openalex.org/W2012087965","https://openalex.org/W2017331280","https://openalex.org/W2020058514","https://openalex.org/W2021218329","https://openalex.org/W2031448526","https://openalex.org/W2033727364","https://openalex.org/W2033970227","https://openalex.org/W2043111827","https://openalex.org/W2044186139","https://openalex.org/W2056047952","https://openalex.org/W2059722774","https://openalex.org/W2063080190","https://openalex.org/W2066974842","https://openalex.org/W2067409688","https://openalex.org/W2076000316","https://openalex.org/W2076121845","https://openalex.org/W2077746646","https://openalex.org/W2079866295","https://openalex.org/W2081990463","https://openalex.org/W2082758488","https://openalex.org/W2083152404","https://openalex.org/W2085176210","https://openalex.org/W2087047691","https://openalex.org/W2089334848","https://openalex.org/W2090113622","https://openalex.org/W2091989410","https://openalex.org/W2096007426","https://openalex.org/W2111994103","https://openalex.org/W2112704929","https://openalex.org/W2120201314","https://openalex.org/W2120688461","https://openalex.org/W2123535960","https://openalex.org/W2137048602","https://openalex.org/W2140824755","https://openalex.org/W2148195612","https://openalex.org/W2150944068","https://openalex.org/W2151980349","https://openalex.org/W2159880265","https://openalex.org/W2167639389","https://openalex.org/W2169849462","https://openalex.org/W2170126948","https://openalex.org/W2189584329","https://openalex.org/W2535165249","https://openalex.org/W2796880069","https://openalex.org/W2800216708","https://openalex.org/W4230006943","https://openalex.org/W4236231374","https://openalex.org/W4236559802","https://openalex.org/W4237830614","https://openalex.org/W4285719527","https://openalex.org/W6645396727","https://openalex.org/W6651354974","https://openalex.org/W6653729481","https://openalex.org/W6659211365","https://openalex.org/W6669791539"],"related_works":["https://openalex.org/W2107525390","https://openalex.org/W2157191248","https://openalex.org/W2150046587","https://openalex.org/W2164493372","https://openalex.org/W2114980936","https://openalex.org/W4249526199","https://openalex.org/W1594445436","https://openalex.org/W2128920253","https://openalex.org/W2142405811","https://openalex.org/W2164349885"],"abstract_inverted_index":{"VLSI":[0],"has":[1,13],"brought":[2],"exciting":[3],"increases":[4],"in":[5],"circuit":[6],"density":[7],"and":[8,21],"performance":[9],"capability.":[10],"But":[11],"it":[12],"also":[14],"aggravated":[15],"the":[16],"problem":[17],"of":[18],"chip,":[19],"component":[20],"system":[22],"testing.":[23],"Here":[24],"are":[25],"some":[26],"approaches":[27],"to":[28],"dealing":[29],"with":[30],"that":[31],"problem.":[32]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}