{"id":"https://openalex.org/W3114998063","doi":"https://doi.org/10.1109/mascots50786.2020.9285963","title":"Symbiotic HW Cache and SW DTLB Prefetching for DRAM/NVM Hybrid Memory","display_name":"Symbiotic HW Cache and SW DTLB Prefetching for DRAM/NVM Hybrid Memory","publication_year":2020,"publication_date":"2020-11-17","ids":{"openalex":"https://openalex.org/W3114998063","doi":"https://doi.org/10.1109/mascots50786.2020.9285963","mag":"3114998063"},"language":"en","primary_location":{"id":"doi:10.1109/mascots50786.2020.9285963","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mascots50786.2020.9285963","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 28th International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051296092","display_name":"Onkar Patil","orcid":null},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Onkar Patil","raw_affiliation_strings":["North Carolina State University"],"affiliations":[{"raw_affiliation_string":"North Carolina State University","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107279953","display_name":"Frank Mueller","orcid":null},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Frank Mueller","raw_affiliation_strings":["North Carolina State University"],"affiliations":[{"raw_affiliation_string":"North Carolina State University","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011360514","display_name":"Latchesar Ionkov","orcid":"https://orcid.org/0000-0001-6285-0332"},"institutions":[{"id":"https://openalex.org/I1343871089","display_name":"Los Alamos National Laboratory","ror":"https://ror.org/01e41cf67","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I1343871089","https://openalex.org/I198811213","https://openalex.org/I4210120050"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Latchesar Ionkov","raw_affiliation_strings":["Los Alamos National Laboratory"],"affiliations":[{"raw_affiliation_string":"Los Alamos National Laboratory","institution_ids":["https://openalex.org/I1343871089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100657722","display_name":"Jason Lee","orcid":"https://orcid.org/0000-0003-1604-1395"},"institutions":[{"id":"https://openalex.org/I1343871089","display_name":"Los Alamos National Laboratory","ror":"https://ror.org/01e41cf67","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I1343871089","https://openalex.org/I198811213","https://openalex.org/I4210120050"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jason Lee","raw_affiliation_strings":["Los Alamos National Laboratory"],"affiliations":[{"raw_affiliation_string":"Los Alamos National Laboratory","institution_ids":["https://openalex.org/I1343871089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078475557","display_name":"Michael Lang","orcid":"https://orcid.org/0000-0002-3498-6352"},"institutions":[{"id":"https://openalex.org/I1343871089","display_name":"Los Alamos National Laboratory","ror":"https://ror.org/01e41cf67","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I1343871089","https://openalex.org/I198811213","https://openalex.org/I4210120050"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Lang","raw_affiliation_strings":["Los Alamos National Laboratory"],"affiliations":[{"raw_affiliation_string":"Los Alamos National Laboratory","institution_ids":["https://openalex.org/I1343871089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5051296092"],"corresponding_institution_ids":["https://openalex.org/I137902535"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18948259,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"abs 1903 5714","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/instruction-prefetch","display_name":"Instruction prefetch","score":0.9231691360473633},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8360559940338135},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7233941555023193},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.6253500580787659},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6008220911026001},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5621429085731506},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5086730122566223},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.47881823778152466},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.45615923404693604},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.45053622126579285},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4449286460876465},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.4326592981815338},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3298245668411255},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.27183932065963745},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2466038465499878},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.12057021260261536},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.10583052039146423}],"concepts":[{"id":"https://openalex.org/C133588205","wikidata":"https://www.wikidata.org/wiki/Q28455645","display_name":"Instruction prefetch","level":3,"score":0.9231691360473633},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8360559940338135},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7233941555023193},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.6253500580787659},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6008220911026001},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5621429085731506},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5086730122566223},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.47881823778152466},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.45615923404693604},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.45053622126579285},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4449286460876465},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.4326592981815338},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3298245668411255},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.27183932065963745},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2466038465499878},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.12057021260261536},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.10583052039146423}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/mascots50786.2020.9285963","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mascots50786.2020.9285963","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 28th International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS)","raw_type":"proceedings-article"},{"id":"pmh:oai:repository.lib.ncsu.edu:1840.20/38508","is_oa":false,"landing_page_url":"https://www.lib.ncsu.edu/resolver/1840.20/38508","pdf_url":null,"source":{"id":"https://openalex.org/S4306402468","display_name":"NCSU Libraries Repository (North Carolina State University Libraries)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I137902535","host_organization_name":"North Carolina State University","host_organization_lineage":["https://openalex.org/I137902535"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Other"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G2642862394","display_name":null,"funder_award_id":"1217748,1525609","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320332369","display_name":"National Nuclear Security Administration","ror":"https://ror.org/03sk1we31"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W135050590","https://openalex.org/W224992144","https://openalex.org/W1765498208","https://openalex.org/W1961751213","https://openalex.org/W1971288175","https://openalex.org/W1991227647","https://openalex.org/W2036162037","https://openalex.org/W2039789965","https://openalex.org/W2048211535","https://openalex.org/W2050132112","https://openalex.org/W2053464325","https://openalex.org/W2092212481","https://openalex.org/W2093139990","https://openalex.org/W2099911225","https://openalex.org/W2099958604","https://openalex.org/W2112855222","https://openalex.org/W2135965542","https://openalex.org/W2137985407","https://openalex.org/W2295099251","https://openalex.org/W2340076492","https://openalex.org/W2592916976","https://openalex.org/W2921153466","https://openalex.org/W2968671528","https://openalex.org/W2976763854","https://openalex.org/W2980066681","https://openalex.org/W2985656529","https://openalex.org/W3005534306","https://openalex.org/W3094882177","https://openalex.org/W3098393085","https://openalex.org/W3150827651","https://openalex.org/W4238606955","https://openalex.org/W4295520929","https://openalex.org/W6605576474","https://openalex.org/W6642595004","https://openalex.org/W6676603861","https://openalex.org/W6759932407","https://openalex.org/W6766537505"],"related_works":["https://openalex.org/W3008068282","https://openalex.org/W2409197925","https://openalex.org/W3113336200","https://openalex.org/W2170496111","https://openalex.org/W1937206256","https://openalex.org/W2138825797","https://openalex.org/W2126827366","https://openalex.org/W4243618206","https://openalex.org/W2564569739","https://openalex.org/W2166121368"],"abstract_inverted_index":{"The":[0],"introduction":[1],"of":[2,10,41,67,87,167,197,208,267],"NVDIMM":[3],"memory":[4,14,89,107,149,216,273],"devices":[5],"has":[6,60,78],"encouraged":[7],"the":[8,18,57,65,85,93,126,165,195,198,206,229],"use":[9],"DRAM/NVM":[11,147],"based":[12,163,182],"hybrid":[13,106,148,215,272],"systems":[15],"to":[16,63,70,83,133,194,227,234,248,257,264],"increase":[17,64],"memory-per-core":[19],"ratio":[20],"in":[21,39,46,120,123,145,186,203,232,241,270,281],"compute":[22],"nodes":[23],"and":[24,28,97,113,125,136,173,192],"obtain":[25],"possible":[26],"energy":[27],"cost":[29],"benefits.":[30],"However,":[31,74],"Non-Volatile":[32],"Memory":[33],"(NVM)":[34],"is":[35,177],"slower":[36],"than":[37],"DRAM":[38],"terms":[40],"read/write":[42],"latency.":[43],"This":[44,155],"difference":[45],"performance":[47,72,176,196,236],"will":[48],"adversely":[49],"affect":[50],"memory-bound":[51],"applications.":[52,283],"Traditionally,":[53],"data":[54,122],"prefetching":[55,77,100,115,210,225,269],"at":[56],"hardware":[58,98],"level":[59],"been":[61,80],"used":[62,81,240,280],"number":[66],"cache":[68,95],"hits":[69],"mitigate":[71],"degradation.":[73],"software":[75],"(SW)":[76],"not":[79,102],"effectively":[82],"reduce":[84],"effects":[86,207],"high":[88],"access":[90,143],"latencies.":[91],"Also,":[92],"current":[94],"hierarchy":[96],"(HW)":[99],"are":[101,151,218,262,278],"optimized":[103],"for":[104,171,275],"a":[105,146,187,271],"system.":[108],"We":[109],"hypothesize":[110],"that":[111,223,277],"HW":[112,209,244,250],"SW":[114,160,200,224],"can":[116],"complement":[117],"each":[118],"other":[119],"placing":[121],"caches":[124],"Data":[127],"Translation":[128],"Look-aside":[129],"Buffer":[130],"(DTLB)":[131],"prior":[132],"their":[134],"references,":[135],"by":[137],"doing":[138],"so":[139],"adaptively,":[140],"highly":[141],"varying":[142],"latencies":[144],"system":[150,217,274],"taken":[152],"into":[153],"account.":[154],"work":[156],"contributes":[157],"an":[158],"adaptive":[159],"prefetch":[161,169,201],"method":[162],"on":[164,183,211,214,253],"characterization":[166],"read/write/unroll":[168],"distances":[170],"NVM":[172],"DRAM.":[174],"Prefetch":[175],"characterized":[178],"via":[179],"custom":[180],"benchmarks":[181],"STREAM2":[184],"specifications":[185],"multicore":[188],"MPI":[189],"runtime":[190],"environment":[191],"compared":[193],"standard":[199],"pass":[202,261],"GCC.":[204],"Furthermore,":[205],"kernels":[212,276],"executing":[213],"evaluated.":[219],"Experimental":[220],"results":[221,231],"indicate":[222],"targeted":[226],"populate":[228],"DTLB":[230,268],"up":[233],"26%":[235],"improvement":[237],"when":[238],"symbiotically":[239],"conjunction":[242],"with":[243],"prefetching,":[245],"as":[246],"opposed":[247],"only":[249],"prefetching.":[251],"Based":[252],"our":[254],"findings,":[255],"changes":[256],"GCC's":[258],"prefetch-loop-arrays":[259],"compiler":[260],"proposed":[263],"take":[265],"advantage":[266],"frequently":[279],"HPC":[282]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}