{"id":"https://openalex.org/W7162469908","doi":"https://doi.org/10.1109/lssc.2026.3697203","title":"A Zero-Static-Power ADC With Integrated Dynamic Reference and Driver-Free Operation Achieving 58.6 dB SNDR From \u201340 \u00b0C to 85 \u00b0C","display_name":"A Zero-Static-Power ADC With Integrated Dynamic Reference and Driver-Free Operation Achieving 58.6 dB SNDR From \u201340 \u00b0C to 85 \u00b0C","publication_year":2026,"publication_date":"2026-01-01","ids":{"openalex":"https://openalex.org/W7162469908","doi":"https://doi.org/10.1109/lssc.2026.3697203"},"language":null,"primary_location":{"id":"doi:10.1109/lssc.2026.3697203","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lssc.2026.3697203","pdf_url":null,"source":{"id":"https://openalex.org/S4210192596","display_name":"IEEE Solid-State Circuits Letters","issn_l":"2573-9603","issn":["2573-9603"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Solid-State Circuits Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5137022935","display_name":"Yiming Wang","orcid":"https://orcid.org/0009-0008-2929-3210"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yiming Wang","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0008-2929-3210","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113687808","display_name":"Yihang Luan","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yihang Luan","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0001-3907-4133","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5137026145","display_name":"Zhiliang Hong","orcid":"https://orcid.org/0000-0002-9968-5964"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiliang Hong","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-9968-5964","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5137035048","display_name":"Jiawei Xu","orcid":"https://orcid.org/0000-0002-4150-0971"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiawei Xu","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-4150-0971","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.61012933,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"9","issue":null,"first_page":"178","last_page":"181"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9797999858856201,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9797999858856201,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.003700000001117587,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.0024999999441206455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.35499998927116394},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.33550000190734863},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.29159998893737793},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.28380000591278076},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.26969999074935913}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5045999884605408},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4519999921321869},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.35499998927116394},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3366999924182892},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.33550000190734863},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.29159998893737793},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2858999967575073},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.28380000591278076},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.26969999074935913},{"id":"https://openalex.org/C2780009758","wikidata":"https://www.wikidata.org/wiki/Q6804172","display_name":"Measure (data warehouse)","level":2,"score":0.24979999661445618}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lssc.2026.3697203","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lssc.2026.3697203","pdf_url":null,"source":{"id":"https://openalex.org/S4210192596","display_name":"IEEE Solid-State Circuits Letters","issn_l":"2573-9603","issn":["2573-9603"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Solid-State Circuits Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8056201934814453}],"awards":[{"id":"https://openalex.org/G4157591950","display_name":null,"funder_award_id":"62474046","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"This":[0],"letter":[1],"presents":[2],"a":[3,10,120],"10-bit":[4],"ENOB":[5],"charge-sharing":[6,25],"SAR":[7,46],"ADC":[8,26,127],"with":[9],"fully":[11,143],"integrated":[12,144],"dynamic":[13,28,95,145],"bandgap":[14],"reference":[15],"(BGR),":[16],"enabling":[17,162],"first-order":[18],"noise":[19,86],"shaping":[20],"and":[21,27,42,58,68,89,99,112,169],"ultra-low-power":[22],"operation.":[23],"The":[24,45,94,142],"BGR":[29,71,96],"form":[30],"an":[31,115],"ideal":[32],"pair:":[33],"both":[34],"operate":[35],"without":[36],"static":[37],"current,":[38],"allowing":[39],"compact":[40],"integration":[41],"high":[43],"precision.":[44],"uses":[47],"only":[48],"three":[49],"key":[50],"capacitors:":[51],"C<sub":[52,55,59,80],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[53,56,60,81],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">REF</sub>,":[54],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">SMP</sub>,":[57],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">INT</sub>,":[61],"eliminating":[62],"the":[63,70,76,109,125,150,163],"conventional":[64],"large":[65],"DAC":[66],"array":[67],"relaxing":[69],"drive":[72],"requirement.":[73],"By":[74],"retaining":[75],"residual":[77],"voltage":[78,111],"on":[79],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">INT</sub>":[82],"between":[83],"cycles,":[84],"quantization":[85],"is":[87,91],"shaped,":[88],"precision":[90],"further":[92],"improved.":[93],"combines":[97],"PTAT":[98],"CTAT":[100],"outputs":[101],"from":[102,133,156],"two":[103],"PNP-based":[104],"capacitive":[105],"DACs,":[106],"pre-charged":[107],"to":[108,136,159],"supply":[110],"discharged":[113],"for":[114],"adjustable":[116],"duration.":[117],"Implemented":[118],"in":[119],"65-nm":[121],"LP":[122],"CMOS":[123],"process,":[124],"proposed":[126],"achieves":[128,152],">":[129],"58.6":[130],"dB":[131],"SNDR":[132],"-40":[134,157],"\u00b0C":[135,138,158],"85":[137],"while":[139],"consuming":[140],"5.18\u03bcW.":[141],"BGR,":[146],"as":[147],"part":[148],"of":[149],"ADC,":[151],"<":[153],"10.9":[154],"ppm/\u00b0C":[155],"125":[160],"\u00b0C,":[161],"full":[164],"ADC\u2019s":[165],"state-of-the-art":[166],"energy":[167],"efficiency":[168],"temperature":[170],"stability.":[171]},"counts_by_year":[],"updated_date":"2026-06-13T06:13:01.061226","created_date":"2026-05-27T00:00:00"}