{"id":"https://openalex.org/W4413074697","doi":"https://doi.org/10.1109/lssc.2025.3589568","title":"A Dual-Path SPD/PFD PLL With PVT-Insensitive Loop Bandwidth","display_name":"A Dual-Path SPD/PFD PLL With PVT-Insensitive Loop Bandwidth","publication_year":2025,"publication_date":"2025-01-01","ids":{"openalex":"https://openalex.org/W4413074697","doi":"https://doi.org/10.1109/lssc.2025.3589568"},"language":"en","primary_location":{"id":"doi:10.1109/lssc.2025.3589568","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lssc.2025.3589568","pdf_url":null,"source":{"id":"https://openalex.org/S4210192596","display_name":"IEEE Solid-State Circuits Letters","issn_l":"2573-9603","issn":["2573-9603"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Solid-State Circuits Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Yan Chen","orcid":"https://orcid.org/0009-0001-4411-083X"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yan Chen","raw_affiliation_strings":["College of Integrated Circuits, Zhejiang University, Hangzhou, China","Zhejiang University, Hang Zhou, China"],"raw_orcid":"https://orcid.org/0009-0001-4411-083X","affiliations":[{"raw_affiliation_string":"College of Integrated Circuits, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]},{"raw_affiliation_string":"Zhejiang University, Hang Zhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067573867","display_name":"Gaofeng Jin","orcid":"https://orcid.org/0009-0001-8723-199X"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Gaofeng Jin","raw_affiliation_strings":["College of Integrated Circuits, Zhejiang University, Hangzhou, China","Zhejiang University, Hang Zhou, China"],"raw_orcid":"https://orcid.org/0009-0001-8723-199X","affiliations":[{"raw_affiliation_string":"College of Integrated Circuits, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]},{"raw_affiliation_string":"Zhejiang University, Hang Zhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079479657","display_name":"Haojie Xu","orcid":"https://orcid.org/0000-0001-8493-6882"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haojie Xu","raw_affiliation_strings":["College of Integrated Circuits, Zhejiang University, Hangzhou, China","Zhejiang University, Hang Zhou, China"],"raw_orcid":"https://orcid.org/0000-0001-8493-6882","affiliations":[{"raw_affiliation_string":"College of Integrated Circuits, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]},{"raw_affiliation_string":"Zhejiang University, Hang Zhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100402032","display_name":"Yu Cui","orcid":"https://orcid.org/0000-0002-3480-0730"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yu Cui","raw_affiliation_strings":["College of Integrated Circuits, Zhejiang University, Hangzhou, China","Zhejiang University, Hang Zhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Integrated Circuits, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]},{"raw_affiliation_string":"Zhejiang University, Hang Zhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012180479","display_name":"L. Zeng","orcid":"https://orcid.org/0000-0001-5856-3912"},"institutions":[{"id":"https://openalex.org/I4210119559","display_name":"Taiwan Semiconductor Manufacturing Company (China)","ror":"https://ror.org/02s0wcj29","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210119559","https://openalex.org/I4210120917"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lei Zeng","raw_affiliation_strings":["Joywell Semiconductor, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Joywell Semiconductor, Shanghai, China","institution_ids":["https://openalex.org/I4210119559"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5093944659","display_name":"Xiang Gao","orcid":"https://orcid.org/0009-0002-8627-3247"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiang Gao","raw_affiliation_strings":["College of Integrated Circuits, Zhejiang University, Hangzhou, China","Zhejiang University, Hang Zhou, China"],"raw_orcid":"https://orcid.org/0009-0002-8627-3247","affiliations":[{"raw_affiliation_string":"College of Integrated Circuits, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]},{"raw_affiliation_string":"Zhejiang University, Hang Zhou, China","institution_ids":["https://openalex.org/I76130692"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5352,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.69071031,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":"8","issue":null,"first_page":"237","last_page":"240"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8294681310653687},{"id":"https://openalex.org/keywords/dual-loop","display_name":"Dual loop","score":0.7252516150474548},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.5767489671707153},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.5472766757011414},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4983351230621338},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.47880396246910095},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.35300618410110474},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3425668179988861},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.3328523337841034},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3297691345214844},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.24475893378257751},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.19667094945907593},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17705675959587097},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1603177785873413},{"id":"https://openalex.org/keywords/art","display_name":"Art","score":0.07432112097740173}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8294681310653687},{"id":"https://openalex.org/C2779691726","wikidata":"https://www.wikidata.org/wiki/Q5310214","display_name":"Dual loop","level":3,"score":0.7252516150474548},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.5767489671707153},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.5472766757011414},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4983351230621338},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.47880396246910095},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35300618410110474},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3425668179988861},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3328523337841034},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3297691345214844},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.24475893378257751},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.19667094945907593},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17705675959587097},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1603177785873413},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.07432112097740173},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lssc.2025.3589568","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lssc.2025.3589568","pdf_url":null,"source":{"id":"https://openalex.org/S4210192596","display_name":"IEEE Solid-State Circuits Letters","issn_l":"2573-9603","issn":["2573-9603"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Solid-State Circuits Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G7147081686","display_name":null,"funder_award_id":"2022YFB2803401","funder_id":"https://openalex.org/F4320335777","funder_display_name":"National Key Research and Development Program of China"}],"funders":[{"id":"https://openalex.org/F4320335777","display_name":"National Key Research and Development Program of China","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1975256196","https://openalex.org/W1991259611","https://openalex.org/W2097406868","https://openalex.org/W2288286056","https://openalex.org/W2792205995","https://openalex.org/W2921886179","https://openalex.org/W3135554245","https://openalex.org/W4220669729","https://openalex.org/W4376150531","https://openalex.org/W4386453820","https://openalex.org/W4396918421"],"related_works":["https://openalex.org/W1576949837","https://openalex.org/W2104055211","https://openalex.org/W2498262093","https://openalex.org/W2188779191","https://openalex.org/W2967785526","https://openalex.org/W1990914986","https://openalex.org/W3151336385","https://openalex.org/W4295813049","https://openalex.org/W2376421545","https://openalex.org/W2124954209"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"an":[3],"8.5\u201314":[4,96],"GHz":[5,97],"dual-path":[6],"sampling":[7,87],"phase":[8],"detection":[9,12,21],"(SPD)/phase":[10],"frequency":[11],"(PFD)":[13],"phase-locked":[14],"loop":[15,25,30],"(PLL)":[16],"(DP-SPFDPLL),":[17],"with":[18],"extended":[19],"frequency/phase":[20],"ranges,":[22],"built-in":[23],"frequency-locked":[24],"(FLL)":[26],"function,":[27],"and":[28,37,50,67,108],"stable":[29],"bandwidth":[31],"across":[32],"PVT":[33],"corners.":[34],"An":[35,54],"SPD":[36,55],"a":[38,76],"PFD":[39],"are":[40],"placed":[41],"on":[42],"the":[43,61,65,83,95],"dual":[44],"paths,":[45],"responsible":[46],"for":[47],"phase/frequency":[48],"locking":[49,62],"temperature":[51],"drift":[52],"tracking.":[53],"replica":[56],"is":[57,79],"introduced":[58],"to":[59,81],"align":[60],"points":[63],"of":[64,86],"integral":[66],"proportional":[68],"paths.":[69],"A":[70],"Slew":[71],"Rate":[72],"Calibration":[73],"technique":[74],"using":[75],"Ring":[77],"Oscillator":[78],"proposed":[80],"make":[82],"slew":[84],"rate":[85],"ramps":[88],"stable.":[89],"Implemented":[90],"in":[91],"7":[92],"nm":[93],"FinFET,":[94],"DP-SPFDPLL":[98],"achieves":[99],"<inline-formula":[100],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[101],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[102],"<tex-math":[103],"notation=\"LaTeX\">$75~fs_{rms}$":[104],"</tex-math></inline-formula>":[105],"integrated":[106],"jitter":[107],"\u2212252":[109],"dB":[110],"PLL":[111],"Figure-of-Merit":[112],"(FoM)J.":[113]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}