{"id":"https://openalex.org/W4406259010","doi":"https://doi.org/10.1109/lssc.2025.3528005","title":"A Low-Jitter Fractional-N LC-PLL With a 1/4 DTC-Range-Reduction Technique","display_name":"A Low-Jitter Fractional-N LC-PLL With a 1/4 DTC-Range-Reduction Technique","publication_year":2025,"publication_date":"2025-01-01","ids":{"openalex":"https://openalex.org/W4406259010","doi":"https://doi.org/10.1109/lssc.2025.3528005"},"language":"en","primary_location":{"id":"doi:10.1109/lssc.2025.3528005","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lssc.2025.3528005","pdf_url":null,"source":{"id":"https://openalex.org/S4210192596","display_name":"IEEE Solid-State Circuits Letters","issn_l":"2573-9603","issn":["2573-9603"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Solid-State Circuits Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067573867","display_name":"Gaofeng Jin","orcid":"https://orcid.org/0009-0001-8723-199X"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Gaofeng Jin","raw_affiliation_strings":["College of Integrated Circuits, Zhejiang University, Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"College of Integrated Circuits, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112559644","display_name":"Fei Feng","orcid":null},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fei Feng","raw_affiliation_strings":["College of Integrated Circuits, Zhejiang University, Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"College of Integrated Circuits, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104165277","display_name":"Yan Chen","orcid":"https://orcid.org/0000-0003-0043-4469"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yan Chen","raw_affiliation_strings":["College of Integrated Circuits, Zhejiang University, Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"College of Integrated Circuits, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100667049","display_name":"Hanli Liu","orcid":"https://orcid.org/0000-0002-0420-4284"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hanli Liu","raw_affiliation_strings":["College of Integrated Circuits, Zhejiang University, Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"College of Integrated Circuits, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5093944659","display_name":"Xiang Gao","orcid":"https://orcid.org/0009-0002-8627-3247"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiang Gao","raw_affiliation_strings":["College of Integrated Circuits, Zhejiang University, Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"College of Integrated Circuits, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5067573867"],"corresponding_institution_ids":["https://openalex.org/I76130692"],"apc_list":null,"apc_paid":null,"fwci":2.9249,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.89561717,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":99},"biblio":{"volume":"8","issue":null,"first_page":"45","last_page":"48"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9904000163078308,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9854999780654907,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8965530395507812},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8051414489746094},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.646359920501709},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6153472661972046},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.5796055793762207},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.5227599143981934},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.512955367565155},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.49556291103363037},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.48040011525154114},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.4290356934070587},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.39063316583633423},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.3571428656578064},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.349251389503479},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.33988091349601746},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3382304012775421},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2547680139541626},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.24559232592582703},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21198466420173645}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8965530395507812},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8051414489746094},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.646359920501709},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6153472661972046},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.5796055793762207},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.5227599143981934},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.512955367565155},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.49556291103363037},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.48040011525154114},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.4290356934070587},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.39063316583633423},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3571428656578064},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.349251389503479},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.33988091349601746},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3382304012775421},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2547680139541626},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.24559232592582703},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21198466420173645},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lssc.2025.3528005","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lssc.2025.3528005","pdf_url":null,"source":{"id":"https://openalex.org/S4210192596","display_name":"IEEE Solid-State Circuits Letters","issn_l":"2573-9603","issn":["2573-9603"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Solid-State Circuits Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G7147081686","display_name":null,"funder_award_id":"2022YFB2803401","funder_id":"https://openalex.org/F4320335777","funder_display_name":"National Key Research and Development Program of China"}],"funders":[{"id":"https://openalex.org/F4320335777","display_name":"National Key Research and Development Program of China","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2097406868","https://openalex.org/W2120500930","https://openalex.org/W2342426112","https://openalex.org/W2577476579","https://openalex.org/W3120251947","https://openalex.org/W3201131231","https://openalex.org/W3214302083","https://openalex.org/W4293812021","https://openalex.org/W4360605781","https://openalex.org/W4385453497","https://openalex.org/W4391892585","https://openalex.org/W6635843682"],"related_works":["https://openalex.org/W1576949837","https://openalex.org/W2104055211","https://openalex.org/W2498262093","https://openalex.org/W2474043983","https://openalex.org/W1994021281","https://openalex.org/W2544336511","https://openalex.org/W2566880546","https://openalex.org/W1978186604","https://openalex.org/W2144737022","https://openalex.org/W2124954209"],"abstract_inverted_index":{"A":[0],"fractional-N":[1],"LC":[2],"oscillator-based":[3],"PLL":[4,58],"with":[5,62],"a":[6,32,48],"1/4":[7],"quantization":[8],"noise":[9],"(QN)":[10],"range":[11],"reduction":[12],"technique":[13],"is":[14],"proposed.":[15],"Simple":[16],"open":[17],"loop":[18],"delay":[19],"cells":[20],"are":[21,43],"used":[22],"to":[23,67],"generate":[24],"4-phase":[25],"clocks":[26],"and":[27,45],"reduce":[28],"the":[29,37,40,56],"QN":[30],"by":[31,47],"factor":[33],"of":[34,39],"4":[35,41],"while":[36],"mismatches":[38],"phases":[42],"calibrated":[44],"covered":[46],"single":[49],"DTC.":[50],"Designed":[51],"in":[52],"40-nm":[53],"CMOS":[54],"process,":[55],"proposed":[57],"achieves":[59],"159-fs":[60],"RMSjitter":[61],"2.6-mW":[63],"power":[64],"consumption,":[65],"leading":[66],"-251.8-dB":[68],"FoM.":[69]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":2}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}