{"id":"https://openalex.org/W4406089984","doi":"https://doi.org/10.1109/lssc.2025.3526877","title":"A 1.1-pJ/b/Lane, 1.8-Tb/s Chiplet Using 113-Gb/s PAM-4 Transceiver With Equalization Strategy to Reduce Fractionally Spaced 0.5-UI ISI in 5-nm CMOS","display_name":"A 1.1-pJ/b/Lane, 1.8-Tb/s Chiplet Using 113-Gb/s PAM-4 Transceiver With Equalization Strategy to Reduce Fractionally Spaced 0.5-UI ISI in 5-nm CMOS","publication_year":2025,"publication_date":"2025-01-01","ids":{"openalex":"https://openalex.org/W4406089984","doi":"https://doi.org/10.1109/lssc.2025.3526877"},"language":"en","primary_location":{"id":"doi:10.1109/lssc.2025.3526877","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lssc.2025.3526877","pdf_url":null,"source":{"id":"https://openalex.org/S4210192596","display_name":"IEEE Solid-State Circuits Letters","issn_l":"2573-9603","issn":["2573-9603"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Solid-State Circuits Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018813135","display_name":"Gautam R. Gangasani","orcid":"https://orcid.org/0000-0001-9834-5733"},"institutions":[{"id":"https://openalex.org/I4210154351","display_name":"Marvell (United States)","ror":"https://ror.org/04wmff902","country_code":"US","type":"company","lineage":["https://openalex.org/I4210092679","https://openalex.org/I4210154351"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Gangasani","raw_affiliation_strings":["Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA"],"raw_orcid":"https://orcid.org/0000-0001-9834-5733","affiliations":[{"raw_affiliation_string":"Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210154351"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056703589","display_name":"Ayman Mostafa","orcid":"https://orcid.org/0000-0002-5975-5059"},"institutions":[{"id":"https://openalex.org/I4210154351","display_name":"Marvell (United States)","ror":"https://ror.org/04wmff902","country_code":"US","type":"company","lineage":["https://openalex.org/I4210092679","https://openalex.org/I4210154351"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Mostafa","raw_affiliation_strings":["Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210154351"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079752672","display_name":"Arvind Singh","orcid":"https://orcid.org/0000-0001-5238-7196"},"institutions":[{"id":"https://openalex.org/I4210154351","display_name":"Marvell (United States)","ror":"https://ror.org/04wmff902","country_code":"US","type":"company","lineage":["https://openalex.org/I4210092679","https://openalex.org/I4210154351"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Singh","raw_affiliation_strings":["Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210154351"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048918566","display_name":"D. Storaska","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154351","display_name":"Marvell (United States)","ror":"https://ror.org/04wmff902","country_code":"US","type":"company","lineage":["https://openalex.org/I4210092679","https://openalex.org/I4210154351"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Storaska","raw_affiliation_strings":["Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210154351"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037679663","display_name":"D. Prabakaran","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154351","display_name":"Marvell (United States)","ror":"https://ror.org/04wmff902","country_code":"US","type":"company","lineage":["https://openalex.org/I4210092679","https://openalex.org/I4210154351"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Prabakaran","raw_affiliation_strings":["Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210154351"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081712809","display_name":"Kaveh Mohammad","orcid":"https://orcid.org/0000-0002-4455-3729"},"institutions":[{"id":"https://openalex.org/I4210154351","display_name":"Marvell (United States)","ror":"https://ror.org/04wmff902","country_code":"US","type":"company","lineage":["https://openalex.org/I4210092679","https://openalex.org/I4210154351"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Mohammad","raw_affiliation_strings":["Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210154351"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001810190","display_name":"Matthew Baecher","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154351","display_name":"Marvell (United States)","ror":"https://ror.org/04wmff902","country_code":"US","type":"company","lineage":["https://openalex.org/I4210092679","https://openalex.org/I4210154351"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Baecher","raw_affiliation_strings":["Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210154351"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077899298","display_name":"M. Shannon","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154351","display_name":"Marvell (United States)","ror":"https://ror.org/04wmff902","country_code":"US","type":"company","lineage":["https://openalex.org/I4210092679","https://openalex.org/I4210154351"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Shannon","raw_affiliation_strings":["Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210154351"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032014641","display_name":"M. Sorna","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154351","display_name":"Marvell (United States)","ror":"https://ror.org/04wmff902","country_code":"US","type":"company","lineage":["https://openalex.org/I4210092679","https://openalex.org/I4210154351"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Sorna","raw_affiliation_strings":["Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210154351"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080979869","display_name":"M. Wielgos","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154351","display_name":"Marvell (United States)","ror":"https://ror.org/04wmff902","country_code":"US","type":"company","lineage":["https://openalex.org/I4210092679","https://openalex.org/I4210154351"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Wielgos","raw_affiliation_strings":["Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210154351"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074666971","display_name":"Phillip P. Jenkins","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154351","display_name":"Marvell (United States)","ror":"https://ror.org/04wmff902","country_code":"US","type":"company","lineage":["https://openalex.org/I4210092679","https://openalex.org/I4210154351"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Jenkins","raw_affiliation_strings":["Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210154351"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103242407","display_name":"P. Ramakrishna","orcid":"https://orcid.org/0000-0003-3218-4011"},"institutions":[{"id":"https://openalex.org/I4210154351","display_name":"Marvell (United States)","ror":"https://ror.org/04wmff902","country_code":"US","type":"company","lineage":["https://openalex.org/I4210092679","https://openalex.org/I4210154351"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Ramakrishna","raw_affiliation_strings":["Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210154351"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113891431","display_name":"Uma Shankar Shukla","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154351","display_name":"Marvell (United States)","ror":"https://ror.org/04wmff902","country_code":"US","type":"company","lineage":["https://openalex.org/I4210092679","https://openalex.org/I4210154351"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"U. Shukla","raw_affiliation_strings":["Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210154351"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210154351"],"apc_list":null,"apc_paid":null,"fwci":1.8506,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.83927113,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":"8","issue":null,"first_page":"33","last_page":"36"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.8346884250640869},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7485411763191223},{"id":"https://openalex.org/keywords/equalization","display_name":"Equalization (audio)","score":0.7321613430976868},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5217381715774536},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39780545234680176},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2459133267402649},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.21539568901062012},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.15394622087478638}],"concepts":[{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.8346884250640869},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7485411763191223},{"id":"https://openalex.org/C75755367","wikidata":"https://www.wikidata.org/wiki/Q104531076","display_name":"Equalization (audio)","level":3,"score":0.7321613430976868},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5217381715774536},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39780545234680176},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2459133267402649},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.21539568901062012},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.15394622087478638}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lssc.2025.3526877","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lssc.2025.3526877","pdf_url":null,"source":{"id":"https://openalex.org/S4210192596","display_name":"IEEE Solid-State Circuits Letters","issn_l":"2573-9603","issn":["2573-9603"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Solid-State Circuits Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.46000000834465027}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1974222495","https://openalex.org/W2594123976","https://openalex.org/W3135438122","https://openalex.org/W4210269761","https://openalex.org/W4220804507","https://openalex.org/W4255455793","https://openalex.org/W4401880190"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2783437851","https://openalex.org/W2115569193","https://openalex.org/W2161127017","https://openalex.org/W4310608455","https://openalex.org/W3116108134","https://openalex.org/W2109445684","https://openalex.org/W2081082331"],"abstract_inverted_index":{"This":[0],"paper":[1],"uses":[2],"113Gb/s":[3],"PAM4":[4],"transceiver":[5,60],"in":[6,21,69],"5nm":[7],"CMOS":[8],"to":[9],"demonstrate":[10],"a":[11,22,75],"1.8Tb/s":[12],"chiplet,":[13],"over":[14,37],"die-to-die":[15],"extremely":[16],"short-reach":[17],"(XSR)":[18],"intra-package":[19],"links,":[20],"8-port":[23],"configuration.":[24],"The":[25,34,53],"16-channels":[26],"range":[27],"from":[28],"1dB-12dB":[29],"of":[30],"loss":[31],"at":[32],"Fbaud/2.":[33],"chiplet":[35],"performance":[36,54],"these":[38],"channels":[39],"is":[40],"better":[41],"than":[42],"BER<10-9,":[43],"while":[44],"consuming":[45],"<1.1pJ/b":[46],"power":[47],"and":[48,73,82],"0.22mm2":[49],"area":[50],"per":[51],"lane.":[52],"targets":[55],"are":[56],"achieved":[57],"using":[58,74],"an":[59],"equalization":[61,81],"strategy":[62],"which":[63],"minimizes":[64],"0.5-UI":[65],"ISI":[66],"by":[67],"design":[68],"the":[70],"data":[71],"path":[72],"LUT-based":[76],"TX":[77],"FFE-3":[78],"for":[79],"signal":[80],"envelope":[83],"adaptation.":[84]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}