{"id":"https://openalex.org/W7092180531","doi":"https://doi.org/10.1109/les.2025.3600611","title":"RISC-V Integrated Nested Loop Analyzer for Runtime DRAM Test Pattern Generation","display_name":"RISC-V Integrated Nested Loop Analyzer for Runtime DRAM Test Pattern Generation","publication_year":2025,"publication_date":"2025-10-01","ids":{"openalex":"https://openalex.org/W7092180531","doi":"https://doi.org/10.1109/les.2025.3600611"},"language":null,"primary_location":{"id":"doi:10.1109/les.2025.3600611","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2025.3600611","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Saeyeon Kim","orcid":"https://orcid.org/0009-0003-1207-519X"},"institutions":[{"id":"https://openalex.org/I138925566","display_name":"Ewha Womans University","ror":"https://ror.org/053fp5c05","country_code":"KR","type":"education","lineage":["https://openalex.org/I138925566"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Saeyeon Kim","raw_affiliation_strings":["Department of Electronic and Electrical Engineering, Ewha Womans University, Seoul, Republic of Korea"],"raw_orcid":"https://orcid.org/0009-0003-1207-519X","affiliations":[{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, Ewha Womans University, Seoul, Republic of Korea","institution_ids":["https://openalex.org/I138925566"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Sunyoung Park","orcid":null},"institutions":[{"id":"https://openalex.org/I138925566","display_name":"Ewha Womans University","ror":"https://ror.org/053fp5c05","country_code":"KR","type":"education","lineage":["https://openalex.org/I138925566"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sunyoung Park","raw_affiliation_strings":["Department of Electronic and Electrical Engineering, Ewha Womans University, Seoul, Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, Ewha Womans University, Seoul, Republic of Korea","institution_ids":["https://openalex.org/I138925566"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Nahyeon Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Nahyeon Kim","raw_affiliation_strings":["Department of Electronic Engineering, Hanyang University, Seoul, Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Hanyang University, Seoul, Republic of Korea","institution_ids":["https://openalex.org/I4575257"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Jiyoung Lee","orcid":"https://orcid.org/0009-0003-4832-8646"},"institutions":[{"id":"https://openalex.org/I138925566","display_name":"Ewha Womans University","ror":"https://ror.org/053fp5c05","country_code":"KR","type":"education","lineage":["https://openalex.org/I138925566"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jiyoung Lee","raw_affiliation_strings":["Department of Electronic and Electrical Engineering, Ewha Womans University, Seoul, Republic of Korea"],"raw_orcid":"https://orcid.org/0009-0003-4832-8646","affiliations":[{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, Ewha Womans University, Seoul, Republic of Korea","institution_ids":["https://openalex.org/I138925566"]}]},{"author_position":"last","author":{"id":null,"display_name":"Ji-Hoon Kim","orcid":"https://orcid.org/0000-0002-9809-1339"},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Ji-Hoon Kim","raw_affiliation_strings":["Department of Electronic Engineering, Hanyang University, Seoul, Republic of Korea"],"raw_orcid":"https://orcid.org/0000-0002-9809-1339","affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Hanyang University, Seoul, Republic of Korea","institution_ids":["https://openalex.org/I4575257"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.48033299,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"17","issue":"5","first_page":"333","last_page":"336"},"is_retracted":false,"is_paratext":false,"is_xpac":true,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.753000020980835,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.753000020980835,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.12460000067949295,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.04820000007748604,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.703000009059906},{"id":"https://openalex.org/keywords/nested-loop-join","display_name":"Nested loop join","score":0.5527999997138977},{"id":"https://openalex.org/keywords/digital-pattern-generator","display_name":"Digital pattern generator","score":0.5335999727249146},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.41449999809265137},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.383899986743927},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.3718000054359436},{"id":"https://openalex.org/keywords/control-flow","display_name":"Control flow","score":0.34470000863075256},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.3199999928474426},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.3050000071525574}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8434000015258789},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.703000009059906},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6021000146865845},{"id":"https://openalex.org/C1306188","wikidata":"https://www.wikidata.org/wiki/Q4060687","display_name":"Nested loop join","level":2,"score":0.5527999997138977},{"id":"https://openalex.org/C151346624","wikidata":"https://www.wikidata.org/wiki/Q5276129","display_name":"Digital pattern generator","level":3,"score":0.5335999727249146},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.49880000948905945},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.41449999809265137},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.383899986743927},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.3718000054359436},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.34470000863075256},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.3199999928474426},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.3050000071525574},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.3034999966621399},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2953999936580658},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.2935999929904938},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.2793000042438507},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.2768000066280365},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.26989999413490295},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.2667999863624573},{"id":"https://openalex.org/C2776531357","wikidata":"https://www.wikidata.org/wiki/Q174077","display_name":"Flash memory","level":2,"score":0.2662999927997589},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.2662000060081482},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.25940001010894775},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.257099986076355},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.2563000023365021}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/les.2025.3600611","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2025.3600611","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1981630413","https://openalex.org/W2028269581","https://openalex.org/W2936567838","https://openalex.org/W3130092517","https://openalex.org/W4210691908","https://openalex.org/W4387486061","https://openalex.org/W4391640275"],"related_works":[],"abstract_inverted_index":{"Recent":[0],"advancements":[1],"in":[2,21,51,71],"DRAM":[3,86,119],"technology":[4],"have":[5],"increased":[6],"the":[7,65,80,85,95],"complexity":[8],"and":[9,16,23,49,61,74,84,103,131],"variety":[10],"of":[11,105],"memory":[12,42,53,92,106],"faults,":[13],"necessitating":[14],"efficient":[15,125],"programmable":[17],"fault":[18],"diagnosis,":[19],"especially":[20],"AI":[22],"automotive":[24],"systems":[25],"where":[26],"reliability":[27],"is":[28],"critical.":[29],"This":[30],"letter":[31],"proposes":[32],"a":[33,40,116],"Nested":[34],"Loop":[35,57],"Analyzer":[36],"(NLA)":[37],"integrated":[38],"into":[39],"RISC-V-based":[41],"test":[43,120],"platform":[44,123],"to":[45],"enhance":[46],"both":[47],"efficiency":[48],"programmability":[50],"run-time":[52,118],"testing.":[54],"By":[55],"leveraging":[56],"Control":[58],"Flow":[59],"Analysis":[60],"Basic":[62],"Block":[63],"Identification,":[64],"NLA":[66],"eliminates":[67],"complex":[68],"loop":[69],"control":[70],"pattern":[72,76,121],"generation":[73,122],"reduces":[75],"buffer":[77,129],"overhead":[78],"between":[79],"Pattern":[81],"Generator":[82],"(PG)":[83],"physical":[87],"layer":[88],"(PHY).":[89],"Additionally,":[90],"integrating":[91],"testing":[93,107],"within":[94],"RISC-V":[96,133],"system-on-chip":[97],"(SoC)":[98],"environment":[99],"enables":[100],"seamless":[101,132],"development":[102],"integration":[104],"with":[108,124],"general":[109],"application":[110],"tasks.":[111],"The":[112],"proposed":[113],"approach":[114],"provides":[115],"high-programmability,":[117],"hardware":[126],"usage,":[127],"reduced":[128],"requirements,":[130],"integration.":[134]},"counts_by_year":[],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-17T00:00:00"}