{"id":"https://openalex.org/W7092223294","doi":"https://doi.org/10.1109/les.2025.3600555","title":"Toward Efficient FPGA Accelerator DSE via Hierarchical and RM-Guided Methods","display_name":"Toward Efficient FPGA Accelerator DSE via Hierarchical and RM-Guided Methods","publication_year":2025,"publication_date":"2025-10-01","ids":{"openalex":"https://openalex.org/W7092223294","doi":"https://doi.org/10.1109/les.2025.3600555"},"language":null,"primary_location":{"id":"doi:10.1109/les.2025.3600555","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2025.3600555","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Chao Shi","orcid":"https://orcid.org/0009-0002-7196-4643"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chao Shi","raw_affiliation_strings":["School of Software Engineering, University of Science and Technology of China, Hefei, China"],"raw_orcid":"https://orcid.org/0009-0002-7196-4643","affiliations":[{"raw_affiliation_string":"School of Software Engineering, University of Science and Technology of China, Hefei, China","institution_ids":["https://openalex.org/I126520041"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Qianyu Cheng","orcid":"https://orcid.org/0000-0001-8321-6920"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qianyu Cheng","raw_affiliation_strings":["School of Computer and Technology, University of Science and Technology of China, Hefei, China"],"raw_orcid":"https://orcid.org/0000-0001-8321-6920","affiliations":[{"raw_affiliation_string":"School of Computer and Technology, University of Science and Technology of China, Hefei, China","institution_ids":["https://openalex.org/I126520041"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Teng Wang","orcid":"https://orcid.org/0000-0002-7281-1203"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]},{"id":"https://openalex.org/I308837","display_name":"Suzhou University of Science and Technology","ror":"https://ror.org/04en8wb91","country_code":"CN","type":"education","lineage":["https://openalex.org/I308837"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Teng Wang","raw_affiliation_strings":["Suzhou Institute for Advanced Research, University of Electronic Science and Technology of China, Hefei, China"],"raw_orcid":"https://orcid.org/0000-0002-7281-1203","affiliations":[{"raw_affiliation_string":"Suzhou Institute for Advanced Research, University of Electronic Science and Technology of China, Hefei, China","institution_ids":["https://openalex.org/I126520041","https://openalex.org/I308837"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Chao Wang","orcid":"https://orcid.org/0000-0002-9403-5575"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chao Wang","raw_affiliation_strings":["School of Computer and Technology, University of Science and Technology of China, Hefei, China"],"raw_orcid":"https://orcid.org/0000-0002-9403-5575","affiliations":[{"raw_affiliation_string":"School of Computer and Technology, University of Science and Technology of China, Hefei, China","institution_ids":["https://openalex.org/I126520041"]}]},{"author_position":"last","author":{"id":null,"display_name":"Xuehai Zhou","orcid":"https://orcid.org/0000-0002-8360-3143"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuehai Zhou","raw_affiliation_strings":["School of Computer and Technology, University of Science and Technology of China, Hefei, China"],"raw_orcid":"https://orcid.org/0000-0002-8360-3143","affiliations":[{"raw_affiliation_string":"School of Computer and Technology, University of Science and Technology of China, Hefei, China","institution_ids":["https://openalex.org/I126520041"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.50917127,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"17","issue":"5","first_page":"361","last_page":"364"},"is_retracted":false,"is_paratext":false,"is_xpac":true,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.6495000123977661,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.6495000123977661,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.28110000491142273,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.01080000028014183,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7832000255584717},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.7569000124931335},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.5019999742507935},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.4837000072002411},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.4341999888420105},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.41029998660087585},{"id":"https://openalex.org/keywords/space","display_name":"Space (punctuation)","score":0.3991999924182892},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.3407999873161316},{"id":"https://openalex.org/keywords/design-tool","display_name":"Design tool","score":0.337799996137619}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8341000080108643},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7832000255584717},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.7569000124931335},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5146999955177307},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.5019999742507935},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.501800000667572},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.4837000072002411},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4472000002861023},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.4341999888420105},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.41029998660087585},{"id":"https://openalex.org/C2778572836","wikidata":"https://www.wikidata.org/wiki/Q380933","display_name":"Space (punctuation)","level":2,"score":0.3991999924182892},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.3407999873161316},{"id":"https://openalex.org/C2777466363","wikidata":"https://www.wikidata.org/wiki/Q17008971","display_name":"Design tool","level":2,"score":0.337799996137619},{"id":"https://openalex.org/C104060986","wikidata":"https://www.wikidata.org/wiki/Q180046","display_name":"Space exploration","level":2,"score":0.3377000093460083},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32260000705718994},{"id":"https://openalex.org/C31352089","wikidata":"https://www.wikidata.org/wiki/Q3750474","display_name":"Systems design","level":2,"score":0.29840001463890076},{"id":"https://openalex.org/C195672273","wikidata":"https://www.wikidata.org/wiki/Q6888132","display_name":"Model-based design","level":2,"score":0.29580000042915344},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.29490000009536743},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.29429998993873596},{"id":"https://openalex.org/C33276779","wikidata":"https://www.wikidata.org/wiki/Q1943363","display_name":"Design elements and principles","level":2,"score":0.2840000092983246},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.28299999237060547},{"id":"https://openalex.org/C34559072","wikidata":"https://www.wikidata.org/wiki/Q2334061","display_name":"Design of experiments","level":2,"score":0.27309998869895935},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2646999955177307},{"id":"https://openalex.org/C186394612","wikidata":"https://www.wikidata.org/wiki/Q7098942","display_name":"Optimal design","level":2,"score":0.2581999897956848},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.2572000026702881},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2547000050544739},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.25130000710487366}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/les.2025.3600555","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2025.3600555","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.41882795095443726,"id":"https://metadata.un.org/sdg/9"}],"awards":[{"id":"https://openalex.org/G461544363","display_name":null,"funder_award_id":"BK20241818","funder_id":"https://openalex.org/F4320322769","funder_display_name":"Natural Science Foundation of Jiangsu Province"},{"id":"https://openalex.org/G6284701254","display_name":null,"funder_award_id":"Y2021121","funder_id":"https://openalex.org/F4320322847","funder_display_name":"Youth Innovation Promotion Association of the Chinese Academy of Sciences"},{"id":"https://openalex.org/G6472083938","display_name":null,"funder_award_id":"62172380","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320322769","display_name":"Natural Science Foundation of Jiangsu Province","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320322847","display_name":"Youth Innovation Promotion Association of the Chinese Academy of Sciences","ror":"https://ror.org/031141b54"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2012114780","https://openalex.org/W2064853889","https://openalex.org/W3090389586","https://openalex.org/W3108085245","https://openalex.org/W4210948071","https://openalex.org/W4285114951","https://openalex.org/W4293026115","https://openalex.org/W4386422402","https://openalex.org/W4389166682","https://openalex.org/W4392908006","https://openalex.org/W4393168989","https://openalex.org/W4393578753","https://openalex.org/W4404101791","https://openalex.org/W4404954859","https://openalex.org/W4405092332"],"related_works":[],"abstract_inverted_index":{"field-programmable":[0],"gate":[1],"array":[2],"(FPGA)":[3],"accelerator":[4,45],"design":[5,49,71,124,132,141,150,180],"has":[6,39,68],"gradually":[7],"become":[8],"a":[9,167],"mainstream":[10],"acceleration":[11],"solution,":[12],"widely":[13],"applied":[14],"in":[15,78,95],"fields,":[16],"such":[17],"as":[18],"large":[19],"language":[20],"models,":[21],"deep":[22],"learning":[23],"inference,":[24],"autonomous":[25],"driving,":[26],"real-time":[27],"3-D":[28],"scene":[29],"reconstruction,":[30],"and":[31,51,115,134],"embedded":[32],"intelligent":[33],"terminals.":[34],"high-level":[35],"synthesis":[36],"(HLS)":[37],"technology":[38],"provided":[40],"significant":[41],"support":[42],"for":[43],"FPGA":[44],"design,":[46],"greatly":[47],"improving":[48],"efficiency":[50,87],"flexibility.":[52],"However,":[53],"manual":[54],"parameter":[55,79],"tuning":[56],"by":[57,112],"designers":[58],"is":[59],"still":[60],"required":[61],"to":[62,76,99,138,161,186],"achieve":[63],"optimal":[64],"performance.":[65],"Existing":[66],"research":[67],"proposed":[69],"automated":[70],"space":[72,142],"exploration":[73,147,177],"(DSE)":[74],"methods":[75,83,184],"assist":[77],"tuning,":[80],"but":[81],"these":[82],"often":[84],"exhibit":[85],"low":[86],"when":[88],"dealing":[89],"with":[90],"complex":[91,123,179],"HLS":[92],"designs":[93],"and,":[94],"some":[96],"cases,":[97],"fail":[98],"function":[100],"properly.":[101],"To":[102],"address":[103],"this,":[104],"we":[105],"present":[106],"an":[107],"efficient":[108,146],"DSE":[109],"method":[110,157],"guided":[111],"hierarchical":[113,129],"analysis":[114,130],"rule":[116],"mining":[117],"(RM),":[118],"aimed":[119],"at":[120],"tackling":[121],"more":[122],"challenges.":[125],"This":[126],"approach":[127],"performs":[128],"of":[131,148,178],"solutions":[133],"integrates":[135],"RM":[136],"techniques":[137],"optimize":[139],"the":[140,175],"search":[143],"process,":[144],"enabling":[145],"superior":[149],"solutions.":[151],"Experimental":[152],"results":[153],"show":[154],"that":[155,182],"our":[156],"achieves":[158],"performance":[159],"comparable":[160],"state-of-the-art":[162],"(SOTA)":[163],"techniques,":[164],"while":[165],"delivering":[166],"speed-up":[168],"of$3.6{\\times":[169],"}$to$30.4{\\times":[170],"}$.":[171],"Moreover,":[172],"it":[173],"enables":[174],"effective":[176],"spaces":[181],"existing":[183],"struggle":[185],"handle.":[187]},"counts_by_year":[],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-17T00:00:00"}