{"id":"https://openalex.org/W4407450574","doi":"https://doi.org/10.1109/les.2025.3541818","title":"7-Stage Pipelined Architecture of ASCON for Resource Constraint Devices","display_name":"7-Stage Pipelined Architecture of ASCON for Resource Constraint Devices","publication_year":2025,"publication_date":"2025-02-13","ids":{"openalex":"https://openalex.org/W4407450574","doi":"https://doi.org/10.1109/les.2025.3541818"},"language":"en","primary_location":{"id":"doi:10.1109/les.2025.3541818","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2025.3541818","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010434766","display_name":"A. J. Bhuvaneshwari","orcid":null},"institutions":[{"id":"https://openalex.org/I20107917","display_name":"Sri Ramachandra Institute of Higher Education and Research","ror":"https://ror.org/0108gdg43","country_code":"IN","type":"education","lineage":["https://openalex.org/I20107917"]},{"id":"https://openalex.org/I916357946","display_name":"Sri Sivasubramaniya Nadar College of Engineering","ror":"https://ror.org/054psm803","country_code":"IN","type":"education","lineage":["https://openalex.org/I916357946"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A. J. Bhuvaneshwari","raw_affiliation_strings":["ECE Department, Sri Sivasubramaniya Nadar College of Engineering, Chennai, India","ECE department, Sri Sivasubramaniya Nadar College of Engineering, Chennai-"],"raw_orcid":"https://orcid.org/0009-0004-3259-9422","affiliations":[{"raw_affiliation_string":"ECE Department, Sri Sivasubramaniya Nadar College of Engineering, Chennai, India","institution_ids":["https://openalex.org/I20107917","https://openalex.org/I916357946"]},{"raw_affiliation_string":"ECE department, Sri Sivasubramaniya Nadar College of Engineering, Chennai-","institution_ids":["https://openalex.org/I20107917","https://openalex.org/I916357946"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019638704","display_name":"P. Kaythry","orcid":null},"institutions":[{"id":"https://openalex.org/I20107917","display_name":"Sri Ramachandra Institute of Higher Education and Research","ror":"https://ror.org/0108gdg43","country_code":"IN","type":"education","lineage":["https://openalex.org/I20107917"]},{"id":"https://openalex.org/I916357946","display_name":"Sri Sivasubramaniya Nadar College of Engineering","ror":"https://ror.org/054psm803","country_code":"IN","type":"education","lineage":["https://openalex.org/I916357946"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"P. Kaythry","raw_affiliation_strings":["ECE Department, Sri Sivasubramaniya Nadar College of Engineering, Chennai, India","ECE department, Sri Sivasubramaniya Nadar College of Engineering, Chennai-"],"raw_orcid":"https://orcid.org/0000-0002-9940-5686","affiliations":[{"raw_affiliation_string":"ECE Department, Sri Sivasubramaniya Nadar College of Engineering, Chennai, India","institution_ids":["https://openalex.org/I20107917","https://openalex.org/I916357946"]},{"raw_affiliation_string":"ECE department, Sri Sivasubramaniya Nadar College of Engineering, Chennai-","institution_ids":["https://openalex.org/I20107917","https://openalex.org/I916357946"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102011449","display_name":"K. J. Jegadish Kumar","orcid":null},"institutions":[{"id":"https://openalex.org/I20107917","display_name":"Sri Ramachandra Institute of Higher Education and Research","ror":"https://ror.org/0108gdg43","country_code":"IN","type":"education","lineage":["https://openalex.org/I20107917"]},{"id":"https://openalex.org/I916357946","display_name":"Sri Sivasubramaniya Nadar College of Engineering","ror":"https://ror.org/054psm803","country_code":"IN","type":"education","lineage":["https://openalex.org/I916357946"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"K. J. Jegadish Kumar","raw_affiliation_strings":["ECE Department, Sri Sivasubramaniya Nadar College of Engineering, Chennai, India","ECE department, Sri Sivasubramaniya Nadar College of Engineering, Chennai-"],"raw_orcid":"https://orcid.org/0000-0002-9269-5908","affiliations":[{"raw_affiliation_string":"ECE Department, Sri Sivasubramaniya Nadar College of Engineering, Chennai, India","institution_ids":["https://openalex.org/I20107917","https://openalex.org/I916357946"]},{"raw_affiliation_string":"ECE department, Sri Sivasubramaniya Nadar College of Engineering, Chennai-","institution_ids":["https://openalex.org/I20107917","https://openalex.org/I916357946"]}]},{"author_position":"last","author":{"id":null,"display_name":"D. Sachin","orcid":"https://orcid.org/0009-0006-8157-4998"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D. Sachin","raw_affiliation_strings":["EEE Department, Velammal Engineering College, Chennai, India","UG Scholar in EEE, Velammal Engineering College, Chennai-"],"raw_orcid":"https://orcid.org/0009-0006-8157-4998","affiliations":[{"raw_affiliation_string":"EEE Department, Velammal Engineering College, Chennai, India","institution_ids":[]},{"raw_affiliation_string":"UG Scholar in EEE, Velammal Engineering College, Chennai-","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":9.278,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.98147763,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":98,"max":99},"biblio":{"volume":"17","issue":"4","first_page":"252","last_page":"255"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9919999837875366,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9919999837875366,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9807000160217285,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9758999943733215,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8589909672737122},{"id":"https://openalex.org/keywords/stage","display_name":"Stage (stratigraphy)","score":0.55575031042099},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.5508624315261841},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5278263688087463},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.5194718241691589},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5021522045135498},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3874531090259552},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37930476665496826},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3290846645832062},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09366321563720703},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0712772011756897}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8589909672737122},{"id":"https://openalex.org/C146357865","wikidata":"https://www.wikidata.org/wiki/Q1123245","display_name":"Stage (stratigraphy)","level":2,"score":0.55575031042099},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.5508624315261841},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5278263688087463},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.5194718241691589},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5021522045135498},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3874531090259552},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37930476665496826},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3290846645832062},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09366321563720703},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0712772011756897},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/les.2025.3541818","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2025.3541818","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1958047932","https://openalex.org/W2773336602","https://openalex.org/W2786065970","https://openalex.org/W3082293246","https://openalex.org/W3127883531","https://openalex.org/W3134559703","https://openalex.org/W4384304680","https://openalex.org/W4385975741","https://openalex.org/W4392796699","https://openalex.org/W4393186209"],"related_works":["https://openalex.org/W2329386257","https://openalex.org/W2503350049","https://openalex.org/W2397616145","https://openalex.org/W2397320258","https://openalex.org/W4324058133","https://openalex.org/W648618910","https://openalex.org/W4393624937","https://openalex.org/W4296658948","https://openalex.org/W3167355683","https://openalex.org/W2038503502"],"abstract_inverted_index":{"Ascon":[0,33,58],"is":[1,39,70,75,81,156],"an":[2],"intended":[3],"lightweight":[4],"algorithm":[5,60],"designed":[6],"to":[7,40,44,83,150],"deliver":[8],"efficiency":[9,69,122,129],"and":[10,65,79,101,109,125,145,167],"security":[11],"for":[12,34,85,158],"resource-constrained":[13],"Internet":[14],"of":[15,28,32,123,130],"Things":[16],"(IoT)":[17],"devices.":[18],"This":[19],"letter":[20],"presents":[21],"a":[22,50,97,118,126,140],"field-programmable":[23],"gate":[24,107],"array":[25],"(FPGA)":[26],"implementation":[27,95],"the":[29,42,89,151],"pipelined":[30,57],"architecture":[31],"rapid":[35],"execution.":[36],"The":[37,54,92,137,154],"objective":[38],"optimize":[41],"datapath":[43],"achieve":[45],"high":[46],"throughput":[47,74],"while":[48],"maintaining":[49],"minimal":[51],"hardware":[52,110],"footprint.":[53],"proposed":[55,93],"7-stage":[56],"(7S-PASCON)":[59],"enhances":[61],"data":[62],"processing,":[63],"security,":[64],"performance.":[66],"7S-PASCON\u2019s":[67],"power":[68],"2.5":[71],"times":[72,77],"higher,":[73,78],"7":[76],"latency":[80],"reduced":[82],"31%":[84],"100-MHz":[86],"frequency":[87],"than":[88,134],"standard":[90],"Ascon.":[91],"S-Box":[94],"uses":[96],"unified":[98],"equation":[99],"structure":[100],"reduces":[102],"area":[103],"usage":[104],"by":[105],"minimizing":[106],"count":[108],"resources.":[111],"It":[112],"has":[113],"efficient":[114],"resource":[115,143],"utilization":[116,144],"with":[117],"lookup":[119],"table":[120],"(LUT)":[121],"14.39%":[124],"flip-flop":[127],"(FF)":[128],"5.53%":[131],"significantly":[132],"better":[133],"existing":[135],"works.":[136],"results":[138],"demonstrate":[139],"tradeoff":[141],"between":[142],"potential":[146],"performance":[147],"enhancements":[148],"compared":[149],"nonpipelined":[152],"version.":[153],"7S-PASCON":[155],"beneficial":[157],"secure":[159],"communication":[160],"in":[161],"IoT":[162],"networks,":[163,166],"wireless":[164],"sensor":[165],"defense":[168],"systems.":[169]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":7}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}