{"id":"https://openalex.org/W4407098062","doi":"https://doi.org/10.1109/les.2025.3538159","title":"A Template-Based Methodology for Efficient DNNs Inference on FPGA Devices With HW-SW Co-Design","display_name":"A Template-Based Methodology for Efficient DNNs Inference on FPGA Devices With HW-SW Co-Design","publication_year":2025,"publication_date":"2025-02-03","ids":{"openalex":"https://openalex.org/W4407098062","doi":"https://doi.org/10.1109/les.2025.3538159"},"language":"en","primary_location":{"id":"doi:10.1109/les.2025.3538159","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2025.3538159","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Swati","orcid":"https://orcid.org/0009-0002-0913-3750"},"institutions":[{"id":"https://openalex.org/I42014448","display_name":"Sardar Vallabhbhai National Institute of Technology Surat","ror":"https://ror.org/02y394t43","country_code":"IN","type":"education","lineage":["https://openalex.org/I42014448"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Swati","raw_affiliation_strings":["Department of Electronics Engineering, Sardar Vallabhbhai National Institute of Technology, Surat, India"],"raw_orcid":"https://orcid.org/0009-0002-0913-3750","affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, Sardar Vallabhbhai National Institute of Technology, Surat, India","institution_ids":["https://openalex.org/I42014448"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5116132186","display_name":"Shantanu Banarjee","orcid":null},"institutions":[{"id":"https://openalex.org/I42014448","display_name":"Sardar Vallabhbhai National Institute of Technology Surat","ror":"https://ror.org/02y394t43","country_code":"IN","type":"education","lineage":["https://openalex.org/I42014448"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shantanu Banarjee","raw_affiliation_strings":["Department of Electronics Engineering, Sardar Vallabhbhai National Institute of Technology, Surat, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, Sardar Vallabhbhai National Institute of Technology, Surat, India","institution_ids":["https://openalex.org/I42014448"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021861495","display_name":"Pinalkumar Engineer","orcid":"https://orcid.org/0000-0002-4955-232X"},"institutions":[{"id":"https://openalex.org/I42014448","display_name":"Sardar Vallabhbhai National Institute of Technology Surat","ror":"https://ror.org/02y394t43","country_code":"IN","type":"education","lineage":["https://openalex.org/I42014448"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Pinalkumar Engineer","raw_affiliation_strings":["Department of Electronics Engineering, Sardar Vallabhbhai National Institute of Technology, Surat, India"],"raw_orcid":"https://orcid.org/0000-0002-4955-232X","affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, Sardar Vallabhbhai National Institute of Technology, Surat, India","institution_ids":["https://openalex.org/I42014448"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I42014448"],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":1.633,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.78853313,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":97},"biblio":{"volume":"17","issue":"4","first_page":"280","last_page":"283"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11216","display_name":"Radiation Detection and Scintillator Technologies","score":0.955299973487854,"subfield":{"id":"https://openalex.org/subfields/3108","display_name":"Radiation"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11216","display_name":"Radiation Detection and Scintillator Technologies","score":0.955299973487854,"subfield":{"id":"https://openalex.org/subfields/3108","display_name":"Radiation"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8585890531539917},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7826972007751465},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.6348522305488586},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.580104410648346},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48383989930152893},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.4811204969882965},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38105806708335876},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3391456604003906},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.320543110370636},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.22858503460884094}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8585890531539917},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7826972007751465},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.6348522305488586},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.580104410648346},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48383989930152893},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.4811204969882965},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38105806708335876},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3391456604003906},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.320543110370636},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.22858503460884094},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/les.2025.3538159","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2025.3538159","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2112796928","https://openalex.org/W2513568085","https://openalex.org/W2907463061","https://openalex.org/W2915837769","https://openalex.org/W2973770306","https://openalex.org/W2986445670","https://openalex.org/W3164770750","https://openalex.org/W4281286799","https://openalex.org/W4313484872","https://openalex.org/W4318969846","https://openalex.org/W4388509709","https://openalex.org/W4393028391","https://openalex.org/W6804316073"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W3171454959","https://openalex.org/W4385080093","https://openalex.org/W1841334895"],"abstract_inverted_index":{"Convolutional":[0],"neural":[1],"networks":[2],"(CNNs)":[3],"are":[4],"the":[5,18,21,77],"epitome":[6],"of":[7,20,25],"artificial":[8],"intelligence":[9],"(AI)-based":[10],"applications.":[11],"The":[12,104],"computationally":[13],"intensive":[14],"convolution":[15],"operation":[16],"is":[17],"core":[19],"entire":[22],"architecture.":[23],"Acceleration":[24],"CNN-based":[26],"applications":[27],"requires":[28],"several":[29],"algorithmic":[30],"level":[31],"manipulations":[32],"and":[33,67,83],"optimization":[34,73],"for":[35,47,61,92],"resource-constrained":[36],"devices.":[37],"In":[38],"this":[39],"work,":[40],"we":[41],"have":[42,88],"proposed":[43,115],"a":[44,97],"template-based":[45],"methodology":[46,91,116],"CNN":[48,99],"acceleration":[49],"on":[50,109],"field":[51],"programmable":[52],"gate":[53],"arrays":[54],"(FPGA)":[55],"hardware":[56],"by":[57],"designing":[58],"reusable":[59],"cores":[60],"individual":[62],"layers":[63],"like":[64],"convolution,":[65],"pooling,":[66],"dense":[68],"layers.":[69],"We":[70,87],"explored":[71],"various":[72],"techniques":[74],"to":[75],"achieve":[76],"best-hardware-designing":[78],"strategy":[79],"with":[80,94,100],"data":[81],"reuse":[82],"design":[84,106],"space":[85],"exploration.":[86],"verified":[89],"our":[90],"LeNet-5":[93],"kernel$5\\times":[95],"5$and":[96],"custom":[98],"kernel$3\\times":[101],"3$for":[102],"classification.":[103],"hardware-system":[105],"was":[107],"validated":[108],"FPGA":[110],"Xilinx":[111],"XC7Z020":[112],"FPGA.":[113],"Our":[114],"achieves":[117],"2.9":[118],"GOPS/s":[119],"performance":[120],"outperforming":[121],"existing":[122],"implementation":[123],"by$1.28\\times":[124],"$.":[125]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}