{"id":"https://openalex.org/W4404101847","doi":"https://doi.org/10.1109/les.2024.3485509","title":"Configurable Multiport Memory Architecture for High-Speed Data Communication","display_name":"Configurable Multiport Memory Architecture for High-Speed Data Communication","publication_year":2024,"publication_date":"2024-11-06","ids":{"openalex":"https://openalex.org/W4404101847","doi":"https://doi.org/10.1109/les.2024.3485509"},"language":"en","primary_location":{"id":"doi:10.1109/les.2024.3485509","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2024.3485509","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010528437","display_name":"Narendra Singh Dhakad","orcid":"https://orcid.org/0000-0003-2848-1785"},"institutions":[{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Narendra Singh Dhakad","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Indore, Indore, India"],"raw_orcid":"https://orcid.org/0000-0003-2848-1785","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Indore, Indore, India","institution_ids":["https://openalex.org/I64295750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068792760","display_name":"Santosh Kumar Vishvakarma","orcid":"https://orcid.org/0000-0003-4223-0077"},"institutions":[{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Santosh Kumar Vishvakarma","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Indore, Indore, India"],"raw_orcid":"https://orcid.org/0000-0003-4223-0077","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Indore, Indore, India","institution_ids":["https://openalex.org/I64295750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I64295750"],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":0.8337,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.74670014,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":"17","issue":"3","first_page":"139","last_page":"142"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9873999953269958,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9873999953269958,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9861999750137329,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9839000105857849,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8659250736236572},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.578430712223053},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.510684072971344},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5020589828491211},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.4938710331916809},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4382789433002472},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09999564290046692}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8659250736236572},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.578430712223053},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.510684072971344},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5020589828491211},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.4938710331916809},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4382789433002472},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09999564290046692},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/les.2024.3485509","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2024.3485509","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.75}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2084927653","https://openalex.org/W2128876494","https://openalex.org/W2759778047","https://openalex.org/W2946369512","https://openalex.org/W2988700348","https://openalex.org/W3009420278","https://openalex.org/W3024438256","https://openalex.org/W4286368518","https://openalex.org/W4286571696","https://openalex.org/W4386802940","https://openalex.org/W6780508693"],"related_works":["https://openalex.org/W2753223082","https://openalex.org/W3025119703","https://openalex.org/W4387941415","https://openalex.org/W2347757802","https://openalex.org/W600655143","https://openalex.org/W4385372470","https://openalex.org/W1559940255","https://openalex.org/W2373396576","https://openalex.org/W2978632086","https://openalex.org/W2038503502"],"abstract_inverted_index":{"Memory":[0],"management":[1],"is":[2,22],"necessary":[3],"with":[4],"the":[5,69,80,84,93],"increasing":[6],"number":[7,34],"of":[8,35,65,95],"multiconnected":[9],"AI":[10],"devices":[11],"and":[12,59,82,110],"data":[13,87,96],"bandwidth":[14,85,94],"issues.":[15],"For":[16],"this":[17,43],"purpose,":[18],"high-speed":[19],"multiport":[20,26],"memory":[21,27,49,74,76],"used.":[23],"The":[24,89,100],"traditional":[25],"solutions":[28],"are":[29],"hard-bounded":[30],"to":[31,107],"a":[32,47],"fixed":[33],"ports":[36,52],"for":[37,61,68,86],"read":[38],"or":[39],"write":[40],"operations.":[41],"In":[42],"letter,":[44],"we":[45],"proposed":[46,90],"pseudo-quad-port":[48],"architecture.":[50],"Here,":[51],"can":[53],"be":[54],"configured":[55],"(1-port,":[56],"2-port,":[57],"3-port,":[58],"4-port)":[60],"all":[62],"possible":[63],"combinations":[64],"read/write":[66],"operations":[67],"6T":[70],"static":[71],"random":[72],"access":[73],"(SRAM)":[75],"array,":[77],"which":[78],"improves":[79,92],"speed":[81],"reduces":[83],"transfer.":[88],"architecture":[91,101],"transfer":[97],"by$4\\times":[98],"$.":[99],"provides$1.3\\times":[102],"$and$2\\times":[103],"$area":[104],"efficiency":[105],"compared":[106],"dual-port":[108],"8T":[109],"quad-port":[111],"12T":[112],"SRAM.":[113]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":1}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2024-11-07T00:00:00"}