{"id":"https://openalex.org/W4386634565","doi":"https://doi.org/10.1109/les.2023.3314148","title":"On Automating FPGA Design Build Flow Using GitLab CI","display_name":"On Automating FPGA Design Build Flow Using GitLab CI","publication_year":2023,"publication_date":"2023-09-12","ids":{"openalex":"https://openalex.org/W4386634565","doi":"https://doi.org/10.1109/les.2023.3314148"},"language":"en","primary_location":{"id":"doi:10.1109/les.2023.3314148","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2023.3314148","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031591717","display_name":"Chimezie Eguzo","orcid":"https://orcid.org/0000-0002-8286-101X"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Chimezie Eguzo","raw_affiliation_strings":["Central Institute of Engineering, Electronics and Analytics-Electronic Systems (ZEA-2), Forschungszentrum Jülich GmbH, Jülich, Germany"],"raw_orcid":"https://orcid.org/0000-0002-8286-101X","affiliations":[{"raw_affiliation_string":"Central Institute of Engineering, Electronics and Analytics-Electronic Systems (ZEA-2), Forschungszentrum Jülich GmbH, Jülich, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109637680","display_name":"Benedikt Scherer","orcid":"https://orcid.org/0000-0001-7977-9253"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Benedikt Scherer","raw_affiliation_strings":["Central Institute of Engineering, Electronics and Analytics-Electronic Systems (ZEA-2), Forschungszentrum Jülich GmbH, Jülich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Central Institute of Engineering, Electronics and Analytics-Electronic Systems (ZEA-2), Forschungszentrum Jülich GmbH, Jülich, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036766984","display_name":"Daniel Ke\u00dfel","orcid":"https://orcid.org/0000-0002-8328-2175"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Daniel Ke\u00dfel","raw_affiliation_strings":["Central Institute of Engineering, Electronics and Analytics-Electronic Systems (ZEA-2), Forschungszentrum Jülich GmbH, Jülich, Germany"],"raw_orcid":"https://orcid.org/0000-0002-8328-2175","affiliations":[{"raw_affiliation_string":"Central Institute of Engineering, Electronics and Analytics-Electronic Systems (ZEA-2), Forschungszentrum Jülich GmbH, Jülich, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":null,"display_name":"Ilja Bekman","orcid":"https://orcid.org/0000-0001-7562-3059"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ilja Bekman","raw_affiliation_strings":["Central Institute of Engineering, Electronics and Analytics-Electronic Systems (ZEA-2), Forschungszentrum Jülich GmbH, Jülich, Germany"],"raw_orcid":"https://orcid.org/0000-0001-7562-3059","affiliations":[{"raw_affiliation_string":"Central Institute of Engineering, Electronics and Analytics-Electronic Systems (ZEA-2), Forschungszentrum Jülich GmbH, Jülich, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037473246","display_name":"M. Streun","orcid":"https://orcid.org/0000-0003-2267-4893"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Matthias Streun","raw_affiliation_strings":["Central Institute of Engineering, Electronics and Analytics-Electronic Systems (ZEA-2), Forschungszentrum Jülich GmbH, Jülich, Germany"],"raw_orcid":"https://orcid.org/0000-0003-2267-4893","affiliations":[{"raw_affiliation_string":"Central Institute of Engineering, Electronics and Analytics-Electronic Systems (ZEA-2), Forschungszentrum Jülich GmbH, Jülich, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064798478","display_name":"Mario Schl\u00f6sser","orcid":"https://orcid.org/0000-0002-0923-145X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mario Schlosser","raw_affiliation_strings":["Central Institute of Engineering, Electronics and Analytics-Electronic Systems (ZEA-2), Forschungszentrum Jülich GmbH, Jülich, Germany"],"raw_orcid":"https://orcid.org/0000-0002-0923-145X","affiliations":[{"raw_affiliation_string":"Central Institute of Engineering, Electronics and Analytics-Electronic Systems (ZEA-2), Forschungszentrum Jülich GmbH, Jülich, Germany","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062797490","display_name":"Stefan van Waasen","orcid":"https://orcid.org/0000-0003-0682-7941"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Stefan van Waasen","raw_affiliation_strings":["Central Institute of Engineering, Electronics and Analytics-Electronic Systems (ZEA-2), Forschungszentrum Jülich GmbH, Jülich, Germany"],"raw_orcid":"https://orcid.org/0000-0003-0682-7941","affiliations":[{"raw_affiliation_string":"Central Institute of Engineering, Electronics and Analytics-Electronic Systems (ZEA-2), Forschungszentrum Jülich GmbH, Jülich, Germany","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5031591717"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5985,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.63029564,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":"16","issue":"2","first_page":"227","last_page":"230"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8406383991241455},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7833695411682129},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.7092445492744446},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6580894589424133},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5716710686683655},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.46124619245529175},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4543118476867676},{"id":"https://openalex.org/keywords/software-deployment","display_name":"Software deployment","score":0.4495096802711487},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4348805546760559},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3248481750488281},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19690608978271484}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8406383991241455},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7833695411682129},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.7092445492744446},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6580894589424133},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5716710686683655},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.46124619245529175},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4543118476867676},{"id":"https://openalex.org/C105339364","wikidata":"https://www.wikidata.org/wiki/Q2297740","display_name":"Software deployment","level":2,"score":0.4495096802711487},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4348805546760559},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3248481750488281},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19690608978271484}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/les.2023.3314148","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2023.3314148","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6299999952316284}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1982328332","https://openalex.org/W2064514776","https://openalex.org/W2293302295","https://openalex.org/W2544253196","https://openalex.org/W2585430940","https://openalex.org/W2797332290","https://openalex.org/W2910071910","https://openalex.org/W2972339742","https://openalex.org/W3020584240","https://openalex.org/W3109991660","https://openalex.org/W3119378958","https://openalex.org/W3137931683","https://openalex.org/W3197809746","https://openalex.org/W4224240913","https://openalex.org/W4287250208","https://openalex.org/W4292070449"],"related_works":["https://openalex.org/W53262038","https://openalex.org/W2169248084","https://openalex.org/W1976012348","https://openalex.org/W1973069902","https://openalex.org/W2614713859","https://openalex.org/W2091330445","https://openalex.org/W4387782849","https://openalex.org/W2137671689","https://openalex.org/W2002682434","https://openalex.org/W2051542972"],"abstract_inverted_index":{"Building":[0],"and":[1,18,38,46,53,73,93,103],"testing":[2],"software":[3,76],"for":[4,58,78,96],"embedded":[5,59],"systems":[6],"can":[7,122],"be":[8,123],"challenging":[9],"with":[10,48,129],"an":[11,30],"impact":[12],"on":[13,114],"delivery":[14],"time,":[15],"design":[16],"reproducibility,":[17],"collaboration":[19],"among":[20],"project":[21,25],"contributors.":[22],"To":[23],"accelerate":[24],"development,":[26],"presented":[27],"here":[28],"is":[29],"automated":[31],"build":[32,62],"flow":[33,63],"that":[34],"utilizes":[35],"Xilinx":[36,116],"PetaLinux,":[37],"Field":[39],"Programmable":[40],"Gate":[41],"Array":[42],"(FPGA)":[43],"hardware":[44],"description":[45],"integrates":[47],"the":[49,65,79,91,97,104,107],"GitLab":[50],"Continuous":[51,54],"Integration":[52],"Deployment":[55],"(CI/CD)":[56],"framework":[57],"targets.":[60],"This":[61,120],"automates":[64],"complete":[66],"process":[67],"of":[68,75,106],"FPGA":[69],"implementation,":[70],"PetaLinux":[71],"configuration,":[72],"cross-compilation":[74],"essentials":[77],"target":[80],"system-on-chip":[81],"(SoC).":[82],"The":[83],"system":[84],"has":[85],"been":[86],"successfully":[87],"deployed":[88],"in":[89],"cross-compiling":[90],"control":[92],"command":[94],"toolset":[95],"Positron":[98],"Emission":[99],"Tomography":[100],"scanner":[101],"(PhenoPET)":[102],"implementation":[105],"Message":[108],"Queuing":[109],"Telemetry":[110],"Transport":[111],"(MQTT)":[112],"service":[113],"a":[115],"Zynq":[117],"Ultrascale":[118],"MPSoC.":[119],"approach":[121],"easily":[124],"adapted":[125],"to":[126],"other":[127],"projects":[128],"specific":[130],"requirements.":[131]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}