{"id":"https://openalex.org/W4387010611","doi":"https://doi.org/10.1109/les.2023.3298736","title":"High-Flexibility Designs of Quantized Runtime Reconfigurable Multi-Precision Multipliers","display_name":"High-Flexibility Designs of Quantized Runtime Reconfigurable Multi-Precision Multipliers","publication_year":2023,"publication_date":"2023-09-25","ids":{"openalex":"https://openalex.org/W4387010611","doi":"https://doi.org/10.1109/les.2023.3298736"},"language":"en","primary_location":{"id":"doi:10.1109/les.2023.3298736","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2023.3298736","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100366687","display_name":"Yuhao Liu","orcid":"https://orcid.org/0000-0002-7281-2126"},"institutions":[{"id":"https://openalex.org/I4401726909","display_name":"Center for Scalable Data Analytics and Artificial Intelligence","ror":"https://ror.org/01t4ttr56","country_code":null,"type":"education","lineage":["https://openalex.org/I4401726909","https://openalex.org/I78650965","https://openalex.org/I926574661"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Yuhao Liu","raw_affiliation_strings":["Dresden University of Technology, Dresden, Germany","Center for Scalable Data Analytics and Artificial Intelligence (ScaDS.AI) Dresden/Leipzig, Leipzig, Germany"],"affiliations":[{"raw_affiliation_string":"Dresden University of Technology, Dresden, Germany","institution_ids":[]},{"raw_affiliation_string":"Center for Scalable Data Analytics and Artificial Intelligence (ScaDS.AI) Dresden/Leipzig, Leipzig, Germany","institution_ids":["https://openalex.org/I4401726909"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075349265","display_name":"Shubham Rai","orcid":"https://orcid.org/0000-0002-6522-5628"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shubham Rai","raw_affiliation_strings":["Dresden University of Technology, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Dresden University of Technology, Dresden, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028792027","display_name":"Salim Ullah","orcid":"https://orcid.org/0000-0002-9774-9522"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Salim Ullah","raw_affiliation_strings":["Dresden University of Technology, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Dresden University of Technology, Dresden, Germany","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100755285","display_name":"Akash Kumar","orcid":"https://orcid.org/0000-0001-7125-1737"},"institutions":[{"id":"https://openalex.org/I4401726909","display_name":"Center for Scalable Data Analytics and Artificial Intelligence","ror":"https://ror.org/01t4ttr56","country_code":null,"type":"education","lineage":["https://openalex.org/I4401726909","https://openalex.org/I78650965","https://openalex.org/I926574661"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Akash Kumar","raw_affiliation_strings":["Dresden University of Technology, Dresden, Germany","Center for Scalable Data Analytics and Artificial Intelligence (ScaDS.AI) Dresden/Leipzig, Leipzig, Germany"],"affiliations":[{"raw_affiliation_string":"Dresden University of Technology, Dresden, Germany","institution_ids":[]},{"raw_affiliation_string":"Center for Scalable Data Analytics and Artificial Intelligence (ScaDS.AI) Dresden/Leipzig, Leipzig, Germany","institution_ids":["https://openalex.org/I4401726909"]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100366687"],"corresponding_institution_ids":["https://openalex.org/I4401726909"],"apc_list":null,"apc_paid":null,"fwci":0.6694,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.69027964,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":97},"biblio":{"volume":"15","issue":"4","first_page":"194","last_page":"197"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8481072187423706},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7913345694541931},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.7040740847587585},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.6709069013595581},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5937447547912598},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5339995622634888},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4782596826553345},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.43269747495651245},{"id":"https://openalex.org/keywords/single-precision-floating-point-format","display_name":"Single-precision floating-point format","score":0.4105824828147888},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3812177777290344},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33845967054367065},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33534660935401917},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.25560086965560913},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.0727466344833374}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8481072187423706},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7913345694541931},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.7040740847587585},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.6709069013595581},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5937447547912598},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5339995622634888},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4782596826553345},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.43269747495651245},{"id":"https://openalex.org/C133095886","wikidata":"https://www.wikidata.org/wiki/Q1307173","display_name":"Single-precision floating-point format","level":3,"score":0.4105824828147888},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3812177777290344},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33845967054367065},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33534660935401917},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.25560086965560913},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.0727466344833374},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/les.2023.3298736","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2023.3298736","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4000000059604645,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2112796928","https://openalex.org/W2158685723","https://openalex.org/W2160311569","https://openalex.org/W2565125333","https://openalex.org/W2606722458","https://openalex.org/W2810704618","https://openalex.org/W2949275038","https://openalex.org/W3014011758","https://openalex.org/W3126823254","https://openalex.org/W3185506245","https://openalex.org/W3206749822","https://openalex.org/W4211085526","https://openalex.org/W4212886211"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W2146343568","https://openalex.org/W98480971","https://openalex.org/W2150291671","https://openalex.org/W2013643406","https://openalex.org/W2027972911","https://openalex.org/W1006946175","https://openalex.org/W2389693895","https://openalex.org/W161753117"],"abstract_inverted_index":{"Recent":[0],"research":[1],"widely":[2],"explored":[3,94],"the":[4,22,37,42,55,73,86,103,124,131,137,151],"quantization":[5],"schemes":[6],"on":[7,81,102,123],"hardware.":[8],"However,":[9],"for":[10,140],"recent":[11],"accelerators":[12],"only":[13],"supporting":[14],"8":[15],"bits":[16],"quantization,":[17],"such":[18,25],"as":[19,26],"Google":[20],"TPU,":[21],"lower-precision":[23],"inputs,":[24],"1/2-bit":[27],"quantized":[28,60,142],"neural":[29,120],"network":[30,121],"models":[31],"in":[32,78],"FINN,":[33],"need":[34],"to":[35,40],"extend":[36],"data":[38,148],"width":[39,149],"meet":[41],"hardware":[43,152],"interface":[44],"requirements.":[45],"This":[46],"conversion":[47],"influences":[48],"communication":[49],"and":[50,57,84,105,118,136],"computing":[51],"efficiency.":[52],"To":[53],"improve":[54],"flexibility":[56,132],"throughput":[58],"of":[59,75,133,150],"multipliers,":[61],"our":[62,111,134],"work":[63],"explores":[64],"two":[65,95],"novel":[66,96],"reconfigurable":[67,98],"multiplier":[68,107],"designs":[69,112],"that":[70],"can":[71],"repartition":[72],"number":[74],"input":[76,82],"channels":[77],"runtime":[79,97],"based":[80,101],"precision":[83],"reconfigure":[85],"signed/unsigned":[87],"multiplication":[88,143],"modes.":[89],"In":[90],"this":[91],"letter,":[92],"we":[93],"multi-precision":[99],"multipliers":[100],"multiplier-tree":[104],"bit-serial":[106],"architectures.":[108],"We":[109],"evaluated":[110],"by":[113],"implementing":[114],"a":[115,146],"systolic":[116],"array":[117],"single-layer":[119],"accelerator":[122],"Ultra96":[125],"FPGA":[126],"platform.":[127],"The":[128],"result":[129],"shows":[130],"implementation":[135],"high":[138],"speedup":[139],"low-precision":[141],"working":[144],"with":[145],"fixed":[147],"interface.":[153]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}