{"id":"https://openalex.org/W4365801665","doi":"https://doi.org/10.1109/les.2023.3267341","title":"Vector Accelerator Unit for Caravel","display_name":"Vector Accelerator Unit for Caravel","publication_year":2023,"publication_date":"2023-04-14","ids":{"openalex":"https://openalex.org/W4365801665","doi":"https://doi.org/10.1109/les.2023.3267341"},"language":"en","primary_location":{"id":"doi:10.1109/les.2023.3267341","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2023.3267341","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013897565","display_name":"Emilio Isaac Baungarten-Leon","orcid":"https://orcid.org/0000-0001-6243-219X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Emilio Isaac Baungarten-Leon","raw_affiliation_strings":["Department of Ingeniería Eléctrica, Centro de Investigación y de Estudios Avanzados, Instituto Politécnico Nacional, Zapopan, Mexico"],"raw_orcid":"https://orcid.org/0000-0001-6243-219X","affiliations":[{"raw_affiliation_string":"Department of Ingeniería Eléctrica, Centro de Investigación y de Estudios Avanzados, Instituto Politécnico Nacional, Zapopan, Mexico","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060102766","display_name":"Susana Ortega Cisneros","orcid":"https://orcid.org/0000-0001-6646-1529"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Susana Ortega-Cisneros","raw_affiliation_strings":["Department of Ingeniería Eléctrica, Centro de Investigación y de Estudios Avanzados, Instituto Politécnico Nacional, Zapopan, Mexico"],"raw_orcid":"https://orcid.org/0000-0001-6646-1529","affiliations":[{"raw_affiliation_string":"Department of Ingeniería Eléctrica, Centro de Investigación y de Estudios Avanzados, Instituto Politécnico Nacional, Zapopan, Mexico","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027707451","display_name":"Uriel Jaramillo-Toral","orcid":"https://orcid.org/0009-0002-1194-6363"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Uriel Jaramillo-Toral","raw_affiliation_strings":["Department of Ingeniería Eléctrica, Centro de Investigación y de Estudios Avanzados, Instituto Politécnico Nacional, Zapopan, Mexico"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Ingeniería Eléctrica, Centro de Investigación y de Estudios Avanzados, Instituto Politécnico Nacional, Zapopan, Mexico","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081097565","display_name":"Francisco J. Rodriguez-Navarrete","orcid":"https://orcid.org/0000-0001-6871-3611"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Francisco J. Rodriguez-Navarrete","raw_affiliation_strings":["Department of Ingeniería Eléctrica, Centro de Investigación y de Estudios Avanzados, Instituto Politécnico Nacional, Zapopan, Mexico"],"raw_orcid":"https://orcid.org/0000-0001-6871-3611","affiliations":[{"raw_affiliation_string":"Department of Ingeniería Eléctrica, Centro de Investigación y de Estudios Avanzados, Instituto Politécnico Nacional, Zapopan, Mexico","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053229053","display_name":"Luis Pizano\u2010Escalante","orcid":"https://orcid.org/0000-0001-7034-8967"},"institutions":[{"id":"https://openalex.org/I113686770","display_name":"Instituto Tecnol\u00f3gico y de Estudios Superiores de Occidente","ror":"https://ror.org/00cwp6m07","country_code":"MX","type":"education","lineage":["https://openalex.org/I113686770"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"L. Pizano-Escalante","raw_affiliation_strings":["Departamento de Electrónica, Sistemas e Informática, Instituto Tecnológico y de Estudios Superiores de Occidente, Tlaquepaque, Mexico"],"raw_orcid":"https://orcid.org/0000-0001-7034-8967","affiliations":[{"raw_affiliation_string":"Departamento de Electrónica, Sistemas e Informática, Instituto Tecnológico y de Estudios Superiores de Occidente, Tlaquepaque, Mexico","institution_ids":["https://openalex.org/I113686770"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060104328","display_name":"Juan Jos\u00e9 Raygoza Panduro","orcid":"https://orcid.org/0000-0002-8567-4981"},"institutions":[{"id":"https://openalex.org/I193181351","display_name":"Universidad de Guadalajara","ror":"https://ror.org/043xj7k26","country_code":"MX","type":"education","lineage":["https://openalex.org/I193181351"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"J. J. Raygoza Panduro","raw_affiliation_strings":["Department of Electro-Photonics, Universidad de Guadalajara, Centro Universitario de Ciencias Exactas e Ingenieria, Guadalajara, Mexico"],"raw_orcid":"https://orcid.org/0000-0002-8567-4981","affiliations":[{"raw_affiliation_string":"Department of Electro-Photonics, Universidad de Guadalajara, Centro Universitario de Ciencias Exactas e Ingenieria, Guadalajara, Mexico","institution_ids":["https://openalex.org/I193181351"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.73,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.8295057,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":"16","issue":"1","first_page":"73","last_page":"76"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8154221773147583},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.6350736618041992},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5239427089691162},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5080835819244385},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.49982714653015137},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4867989718914032},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.45374709367752075},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4428202509880066},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3558597266674042},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34291011095046997},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10373416543006897},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08438760042190552},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08281019330024719}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8154221773147583},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.6350736618041992},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5239427089691162},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5080835819244385},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.49982714653015137},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4867989718914032},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.45374709367752075},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4428202509880066},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3558597266674042},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34291011095046997},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10373416543006897},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08438760042190552},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08281019330024719}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/les.2023.3267341","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2023.3267341","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.47999998927116394,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W600310561","https://openalex.org/W4243586274","https://openalex.org/W4308659785","https://openalex.org/W6776479373","https://openalex.org/W6958870032"],"related_works":["https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W4310584696","https://openalex.org/W4237840813","https://openalex.org/W2128502296","https://openalex.org/W4385730960","https://openalex.org/W1998013902","https://openalex.org/W2993622674","https://openalex.org/W1833044483","https://openalex.org/W4364295250"],"abstract_inverted_index":{"Caravel":[0,26,43,57],"is":[1,44,60,77,106],"an":[2],"open-source":[3,46],"project":[4],"developed":[5],"by":[6],"Efabless":[7],"for":[8,55],"creating":[9],"custom":[10,122],"system-on-chips":[11],"(SoCs).":[12],"It":[13],"includes":[14,28],"the":[15,32,39,51,56,64,87,90,95,111,117],"design":[16],"of":[17,38,42,103,110],"a":[18,29],"configurable":[19],"chip,":[20],"development":[21],"tools,":[22],"and":[23,94],"documentation.":[24],"The":[25,75,100],"SoC":[27,58],"RISC-V":[30,65,88],"with":[31],"Instruction":[33],"Set":[34],"Architecture":[35],"RV32I.":[36],"One":[37],"key":[40],"features":[41],"its":[45],"nature.":[47],"In":[48],"this":[49,104],"letter,":[50],"vector":[52,73],"accelerator":[53,76,105],"unit":[54],"template":[59],"presented":[61],"to":[62,86,119],"increase":[63],"capabilities,":[66],"allowing":[67,116],"parallel":[68],"data":[69],"processing":[70],"through":[71,89],"14":[72],"operations.":[74],"based":[78],"on":[79],"4":[80],"Arithmetic":[81],"Logic":[82],"Units":[83],"connected":[84],"directly":[85],"logic":[91],"analyzer":[92],"port":[93],"general-purpose":[96],"input/output":[97],"(GPIO)":[98],"port.":[99],"total":[101],"area":[102,115],"less":[107],"than":[108],"20%":[109],"User":[112],"Project":[113],"Wrapper":[114],"user":[118],"implement":[120],"their":[121],"designs":[123],"in":[124],"8.4256":[125],"mm2.":[126]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":4}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}