{"id":"https://openalex.org/W4285303670","doi":"https://doi.org/10.1109/les.2022.3184653","title":"Codesign for Generation of Large Random Sequences on Zynq FPGA","display_name":"Codesign for Generation of Large Random Sequences on Zynq FPGA","publication_year":2022,"publication_date":"2022-06-20","ids":{"openalex":"https://openalex.org/W4285303670","doi":"https://doi.org/10.1109/les.2022.3184653"},"language":"en","primary_location":{"id":"doi:10.1109/les.2022.3184653","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2022.3184653","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5098162123","display_name":"Brenda Mariana Hern\u00e1ndez-Morales","orcid":"https://orcid.org/0000-0002-0841-8191"},"institutions":[{"id":"https://openalex.org/I59361560","display_name":"Instituto Polit\u00e9cnico Nacional","ror":"https://ror.org/059sp8j34","country_code":"MX","type":"education","lineage":["https://openalex.org/I59361560"]}],"countries":["MX"],"is_corresponding":true,"raw_author_name":"Brenda Mariana Hern\u00e1ndez-Morales","raw_affiliation_strings":["Department of Computer Science and Engineering, Escuela Superior de Computo del Instituto Politecnico Nacional, Mexico City, Mexico"],"raw_orcid":"https://orcid.org/0000-0002-0841-8191","affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Escuela Superior de Computo del Instituto Politecnico Nacional, Mexico City, Mexico","institution_ids":["https://openalex.org/I59361560"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038416658","display_name":"Sandra D\u00edaz-Santiago","orcid":null},"institutions":[{"id":"https://openalex.org/I59361560","display_name":"Instituto Polit\u00e9cnico Nacional","ror":"https://ror.org/059sp8j34","country_code":"MX","type":"education","lineage":["https://openalex.org/I59361560"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"Sandra D\u00edaz-Santiago","raw_affiliation_strings":["Department of Computer Science and Engineering, Escuela Superior de Computo del Instituto Politecnico Nacional, Mexico City, Mexico"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Escuela Superior de Computo del Instituto Politecnico Nacional, Mexico City, Mexico","institution_ids":["https://openalex.org/I59361560"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027891270","display_name":"Cuauht\u00e9moc Mancillas-L\u00f3pez","orcid":"https://orcid.org/0000-0002-4602-074X"},"institutions":[{"id":"https://openalex.org/I59361560","display_name":"Instituto Polit\u00e9cnico Nacional","ror":"https://ror.org/059sp8j34","country_code":"MX","type":"education","lineage":["https://openalex.org/I59361560"]},{"id":"https://openalex.org/I68368234","display_name":"Centro de Investigaci\u00f3n y de Estudios Avanzados del Instituto Polit\u00e9cnico Nacional","ror":"https://ror.org/009eqmr18","country_code":"MX","type":"facility","lineage":["https://openalex.org/I59361560","https://openalex.org/I68368234"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"Cuauhtemoc Mancillas-L\u00f3pez","raw_affiliation_strings":["Computer Science Department, Cinvestav-IPN, Mexico City, Mexico"],"raw_orcid":"https://orcid.org/0000-0002-4602-074X","affiliations":[{"raw_affiliation_string":"Computer Science Department, Cinvestav-IPN, Mexico City, Mexico","institution_ids":["https://openalex.org/I59361560","https://openalex.org/I68368234"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5098162123"],"corresponding_institution_ids":["https://openalex.org/I59361560"],"apc_list":null,"apc_paid":null,"fwci":0.102,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.37589974,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":"15","issue":"2","first_page":"77","last_page":"80"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9922000169754028,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8617516160011292},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8301629424095154},{"id":"https://openalex.org/keywords/nist","display_name":"NIST","score":0.7080706357955933},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.6351357698440552},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6302529573440552},{"id":"https://openalex.org/keywords/random-number-generation","display_name":"Random number generation","score":0.5848098993301392},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.5523942112922668},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5102849006652832},{"id":"https://openalex.org/keywords/block-cipher","display_name":"Block cipher","score":0.5099538564682007},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.4948047995567322},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.4490080177783966},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37711673974990845},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.345791220664978},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3410799205303192},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17656520009040833},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1447170078754425},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.12017828226089478}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8617516160011292},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8301629424095154},{"id":"https://openalex.org/C111219384","wikidata":"https://www.wikidata.org/wiki/Q6954384","display_name":"NIST","level":2,"score":0.7080706357955933},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.6351357698440552},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6302529573440552},{"id":"https://openalex.org/C201866948","wikidata":"https://www.wikidata.org/wiki/Q228206","display_name":"Random number generation","level":2,"score":0.5848098993301392},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.5523942112922668},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5102849006652832},{"id":"https://openalex.org/C106544461","wikidata":"https://www.wikidata.org/wiki/Q543151","display_name":"Block cipher","level":3,"score":0.5099538564682007},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.4948047995567322},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.4490080177783966},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37711673974990845},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.345791220664978},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3410799205303192},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17656520009040833},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1447170078754425},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.12017828226089478},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C204321447","wikidata":"https://www.wikidata.org/wiki/Q30642","display_name":"Natural language processing","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/les.2022.3184653","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2022.3184653","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W120141331","https://openalex.org/W1517403092","https://openalex.org/W1558515754","https://openalex.org/W2784781042","https://openalex.org/W3040713353","https://openalex.org/W3154385683","https://openalex.org/W4205967719","https://openalex.org/W4256666665","https://openalex.org/W6633301077","https://openalex.org/W6780269086"],"related_works":["https://openalex.org/W2135636985","https://openalex.org/W3023652529","https://openalex.org/W2071567894","https://openalex.org/W2182398074","https://openalex.org/W2480852620","https://openalex.org/W2167086449","https://openalex.org/W2384363195","https://openalex.org/W2122487810","https://openalex.org/W2246445978","https://openalex.org/W2116075993"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"two":[3],"codesign":[4],"implementations":[5,66],"of":[6,20,34,71,85],"a":[7],"true":[8,25],"random":[9,26,92],"number":[10],"generation":[11,33],"mechanism.":[12],"Physical":[13],"components":[14],"provided":[15],"by":[16],"the":[17,35,41,50,55,72,76,82],"programmable":[18],"logic":[19],"FPGA":[21],"are":[22],"used":[23],"for":[24,91],"seed":[27,30],"generation.":[28],"The":[29],"conditioning":[31],"and":[32,79,87],"large":[36],"sequences":[37],"were":[38],"implemented":[39,48],"using":[40],"block":[42],"cipher":[43],"Advanced":[44],"Encryption":[45],"Standard":[46],"(AES)":[47],"on":[49,75],"Cortex-A9":[51],"processor":[52],"(embedded":[53],"in":[54,62],"Zynq":[56],"FPGA)":[57],"or":[58],"specific":[59],"AESNI":[60],"instructions":[61],"modern":[63],"processors.":[64],"Our":[65],"use":[67],"less":[68],"than":[69],"10%":[70],"available":[73],"resources":[74],"target":[77],"FPGAs":[78],"pass":[80],"all":[81],"National":[83],"Institute":[84],"Standards":[86],"Technology":[88],"(NIST)":[89],"tests":[90],"generators.":[93]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}