{"id":"https://openalex.org/W3213694280","doi":"https://doi.org/10.1109/les.2021.3124747","title":"Comp-TCAM: An Adaptable Composite Ternary Content-Addressable Memory on FPGAs","display_name":"Comp-TCAM: An Adaptable Composite Ternary Content-Addressable Memory on FPGAs","publication_year":2021,"publication_date":"2021-11-13","ids":{"openalex":"https://openalex.org/W3213694280","doi":"https://doi.org/10.1109/les.2021.3124747","mag":"3213694280"},"language":"en","primary_location":{"id":"doi:10.1109/les.2021.3124747","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2021.3124747","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035646409","display_name":"Muhammad Irfan","orcid":"https://orcid.org/0000-0001-9821-7467"},"institutions":[{"id":"https://openalex.org/I168719708","display_name":"City University of Hong Kong","ror":"https://ror.org/03q8dnn23","country_code":"HK","type":"education","lineage":["https://openalex.org/I168719708"]},{"id":"https://openalex.org/I5400463","display_name":"Ghulam Ishaq Khan Institute of Engineering Sciences and Technology","ror":"https://ror.org/01sb6ek09","country_code":"PK","type":"education","lineage":["https://openalex.org/I5400463"]}],"countries":["HK","PK"],"is_corresponding":false,"raw_author_name":"Muhammad Irfan","raw_affiliation_strings":["Department of Electrical Engineering, City University of Hong Kong, Hong Kong","Ghulam Ishaq Khan Institute of Engineering Sciences and Technology, Topi, Pakistan"],"raw_orcid":"https://orcid.org/0000-0001-9821-7467","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, City University of Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I168719708"]},{"raw_affiliation_string":"Ghulam Ishaq Khan Institute of Engineering Sciences and Technology, Topi, Pakistan","institution_ids":["https://openalex.org/I5400463"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012920132","display_name":"Hasan Erdem Yant\u0131r","orcid":"https://orcid.org/0000-0002-0096-0365"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hasan Erdem Yantir","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of California at Irvine, Irvine, CA, USA"],"raw_orcid":"https://orcid.org/0000-0002-0096-0365","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of California at Irvine, Irvine, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067307648","display_name":"Zahid Ullah","orcid":"https://orcid.org/0000-0002-5633-6764"},"institutions":[{"id":"https://openalex.org/I4391767994","display_name":"Pak-Austria Fachhochschule: Institute of Applied Sciences and Technology","ror":"https://ror.org/05pgqgb54","country_code":"PK","type":"education","lineage":["https://openalex.org/I4391767994"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Zahid Ullah","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Pak-Austria Fachhochschule: Institute of Applied Sciences and Technology, Peshawar, Pakistan"],"raw_orcid":"https://orcid.org/0000-0002-5633-6764","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Pak-Austria Fachhochschule: Institute of Applied Sciences and Technology, Peshawar, Pakistan","institution_ids":["https://openalex.org/I4391767994"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077847474","display_name":"Ray C. C. Cheung","orcid":"https://orcid.org/0000-0002-6764-0729"},"institutions":[{"id":"https://openalex.org/I168719708","display_name":"City University of Hong Kong","ror":"https://ror.org/03q8dnn23","country_code":"HK","type":"education","lineage":["https://openalex.org/I168719708"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Ray C. C. Cheung","raw_affiliation_strings":["Department of Electrical Engineering, City University of Hong Kong, Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, City University of Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I168719708"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.5396,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.93292496,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"14","issue":"2","first_page":"63","last_page":"66"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.9639999866485596,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9552000164985657,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8295341730117798},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7707931399345398},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.6517066955566406},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.648218035697937},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.5707879066467285},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5602535605430603},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.48781779408454895},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4690839350223541},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.46440696716308594},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.45928168296813965},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4570389986038208},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.4276910424232483},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21694618463516235},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.1790364682674408}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8295341730117798},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7707931399345398},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.6517066955566406},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.648218035697937},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.5707879066467285},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5602535605430603},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.48781779408454895},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4690839350223541},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.46440696716308594},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.45928168296813965},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4570389986038208},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.4276910424232483},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21694618463516235},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.1790364682674408},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/les.2021.3124747","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2021.3124747","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1536792390","https://openalex.org/W1975959118","https://openalex.org/W2068933159","https://openalex.org/W2101512551","https://openalex.org/W2137959021","https://openalex.org/W2231737954","https://openalex.org/W2296242022","https://openalex.org/W2342755891","https://openalex.org/W2556254398","https://openalex.org/W2561621772","https://openalex.org/W2587527900","https://openalex.org/W2589702366","https://openalex.org/W2767585707","https://openalex.org/W2797250380","https://openalex.org/W2809370239","https://openalex.org/W2905195012","https://openalex.org/W2909731427","https://openalex.org/W2933246250","https://openalex.org/W2953082982","https://openalex.org/W3106181049","https://openalex.org/W4239721110"],"related_works":["https://openalex.org/W2142497937","https://openalex.org/W2017340405","https://openalex.org/W2121303892","https://openalex.org/W2134422574","https://openalex.org/W1871493803","https://openalex.org/W2150194641","https://openalex.org/W2980931525","https://openalex.org/W2066370207","https://openalex.org/W1895654053","https://openalex.org/W1518009538"],"abstract_inverted_index":{"Field-programmable":[0],"gate":[1],"arrays":[2],"(FPGAs)":[3],"having":[4],"software-like":[5],"reconfigurability":[6],"and":[7,58,108,126,145,160],"hardware-like":[8],"performance":[9,196],"are":[10,106],"adopted":[11],"as":[12,38],"developing":[13],"platforms":[14],"to":[15,131,148,168,186,193],"implement":[16,132],"complex":[17],"systems,":[18],"i.e.,":[19],"software-defined":[20],"networks":[21],"(SDNs).":[22],"Ternary":[23],"content-addressable":[24],"memory":[25,76,88,101,144],"(TCAM)":[26],"is":[27,36,49,56,81,146,181],"not":[28,109],"present":[29],"in":[30,62,84],"modern":[31],"FPGA,":[32],"but":[33,51],"rather":[34],"it":[35],"used":[37,61,110],"a":[39,63,78,85,198],"softcore":[40],"where":[41],"needed.":[42],"The":[43,173],"hardware":[44,174],"structure":[45,55],"of":[46,66,75,87,92,103,143,151,162,200],"an":[47],"FPGA":[48,104,180],"flexible":[50],"rigid;":[52],"the":[53,90,93,117,133,138,141,149,152,157,163,169,194],"elemental":[54],"fixed":[57],"can":[59],"be":[60],"limited":[64],"number":[65],"ways.":[67],"Existing":[68],"FPGA-based":[69,188],"TCAMs":[70],"exhaust":[71],"one":[72],"particular":[73],"type":[74,142],"when":[77],"large":[79],"size":[80],"implemented,":[82],"resulting":[83],"shortage":[86],"for":[89],"rest":[91],"system.":[94,153],"Our":[95],"proposed":[96,118,164],"architecture":[97,166],"uses":[98],"only":[99],"those":[100],"elements":[102],"that":[105,136],"redundant":[107],"by":[111,183],"other":[112],"parts.":[113],"In":[114],"this":[115],"letter,":[116],"architecture,":[119],"comp-TCAM,":[120],"combines":[121],"both":[122],"block":[123],"RAM":[124,129],"(BRAM)":[125],"lookup":[127],"table":[128],"(LUTRAM)":[130],"TCAM":[134,165,171,189],"architecture;":[135],"eliminates":[137],"dependency":[139],"on":[140,177],"adaptable":[147],"requirement":[150],"Evaluation":[154],"results":[155],"show":[156],"feasibility,":[158],"scalability,":[159],"effectiveness":[161],"compared":[167,185],"existing":[170],"architectures.":[172],"resource":[175],"utilization":[176],"Xilinx":[178],"VIrtex-7":[179],"reduced":[182],"41.6%":[184],"state-of-the-art":[187],"with":[190],"no":[191],"harm":[192],"system\u2019s":[195],"providing":[197],"throughput":[199],"21.06":[201],"Gbits/s.":[202]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":11},{"year":2022,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}