{"id":"https://openalex.org/W3198768005","doi":"https://doi.org/10.1109/les.2021.3108474","title":"High-Performance 1-Bit Full Adder With Excellent Driving Capability for Multistage Structures","display_name":"High-Performance 1-Bit Full Adder With Excellent Driving Capability for Multistage Structures","publication_year":2021,"publication_date":"2021-08-30","ids":{"openalex":"https://openalex.org/W3198768005","doi":"https://doi.org/10.1109/les.2021.3108474","mag":"3198768005"},"language":"en","primary_location":{"id":"doi:10.1109/les.2021.3108474","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2021.3108474","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002905529","display_name":"Mahmood Rafiee","orcid":"https://orcid.org/0000-0003-1585-6859"},"institutions":[{"id":"https://openalex.org/I91138267","display_name":"Islamic Azad University of Shiraz","ror":"https://ror.org/03xbchh53","country_code":"IR","type":"education","lineage":["https://openalex.org/I110525433","https://openalex.org/I91138267"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mahmood Rafiee","raw_affiliation_strings":["Department of Electrical Engineering, Shiraz Branch, Islamic Azad University, Shiraz, Iran"],"raw_orcid":"https://orcid.org/0000-0003-1585-6859","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Shiraz Branch, Islamic Azad University, Shiraz, Iran","institution_ids":["https://openalex.org/I91138267"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019926942","display_name":"Nabiollah Shiri","orcid":"https://orcid.org/0000-0003-4683-1814"},"institutions":[{"id":"https://openalex.org/I91138267","display_name":"Islamic Azad University of Shiraz","ror":"https://ror.org/03xbchh53","country_code":"IR","type":"education","lineage":["https://openalex.org/I110525433","https://openalex.org/I91138267"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Nabiollah Shiri","raw_affiliation_strings":["Department of Electrical Engineering, Shiraz Branch, Islamic Azad University, Shiraz, Iran"],"raw_orcid":"https://orcid.org/0000-0003-4683-1814","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Shiraz Branch, Islamic Azad University, Shiraz, Iran","institution_ids":["https://openalex.org/I91138267"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065267519","display_name":"Ayoub Sadeghi","orcid":"https://orcid.org/0000-0001-9904-9813"},"institutions":[{"id":"https://openalex.org/I91138267","display_name":"Islamic Azad University of Shiraz","ror":"https://ror.org/03xbchh53","country_code":"IR","type":"education","lineage":["https://openalex.org/I110525433","https://openalex.org/I91138267"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Ayoub Sadeghi","raw_affiliation_strings":["Department of Electrical Engineering, Shiraz Branch, Islamic Azad University, Shiraz, Iran"],"raw_orcid":"https://orcid.org/0000-0001-9904-9813","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Shiraz Branch, Islamic Azad University, Shiraz, Iran","institution_ids":["https://openalex.org/I91138267"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I91138267"],"apc_list":null,"apc_paid":null,"fwci":2.3391,"has_fulltext":false,"cited_by_count":39,"citation_normalized_percentile":{"value":0.88823316,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":"14","issue":"1","first_page":"47","last_page":"50"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9366985559463501},{"id":"https://openalex.org/keywords/carry","display_name":"Carry (investment)","score":0.8176201581954956},{"id":"https://openalex.org/keywords/transmission-gate","display_name":"Transmission gate","score":0.7127740979194641},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.6980481147766113},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.6169471144676208},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5932774543762207},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.5659409761428833},{"id":"https://openalex.org/keywords/notation","display_name":"Notation","score":0.49398595094680786},{"id":"https://openalex.org/keywords/embedding","display_name":"Embedding","score":0.46385762095451355},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.44936808943748474},{"id":"https://openalex.org/keywords/16-bit","display_name":"16-bit","score":0.4484904408454895},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.44671934843063354},{"id":"https://openalex.org/keywords/4-bit","display_name":"4-bit","score":0.42900320887565613},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3677045404911041},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.29585596919059753},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2627357840538025},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22669067978858948},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2029818594455719},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1044190526008606},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09667086601257324},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.09467196464538574},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08937385678291321},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08775296807289124}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9366985559463501},{"id":"https://openalex.org/C2776299755","wikidata":"https://www.wikidata.org/wiki/Q432449","display_name":"Carry (investment)","level":2,"score":0.8176201581954956},{"id":"https://openalex.org/C2780949067","wikidata":"https://www.wikidata.org/wiki/Q1136752","display_name":"Transmission gate","level":4,"score":0.7127740979194641},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.6980481147766113},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.6169471144676208},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5932774543762207},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.5659409761428833},{"id":"https://openalex.org/C45357846","wikidata":"https://www.wikidata.org/wiki/Q2001982","display_name":"Notation","level":2,"score":0.49398595094680786},{"id":"https://openalex.org/C41608201","wikidata":"https://www.wikidata.org/wiki/Q980509","display_name":"Embedding","level":2,"score":0.46385762095451355},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.44936808943748474},{"id":"https://openalex.org/C33652231","wikidata":"https://www.wikidata.org/wiki/Q194368","display_name":"16-bit","level":2,"score":0.4484904408454895},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.44671934843063354},{"id":"https://openalex.org/C194986542","wikidata":"https://www.wikidata.org/wiki/Q229932","display_name":"4-bit","level":3,"score":0.42900320887565613},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3677045404911041},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.29585596919059753},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2627357840538025},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22669067978858948},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2029818594455719},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1044190526008606},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09667086601257324},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.09467196464538574},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08937385678291321},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08775296807289124},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/les.2021.3108474","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2021.3108474","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6499999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1518236483","https://openalex.org/W2026630818","https://openalex.org/W2046103068","https://openalex.org/W2124278579","https://openalex.org/W2131107384","https://openalex.org/W2138968074","https://openalex.org/W2157555699","https://openalex.org/W2340158304","https://openalex.org/W2803057706","https://openalex.org/W2913719236","https://openalex.org/W2972696482","https://openalex.org/W3016629747","https://openalex.org/W3016940091","https://openalex.org/W3021587158","https://openalex.org/W3046286507"],"related_works":["https://openalex.org/W2187717486","https://openalex.org/W2997250644","https://openalex.org/W4281638751","https://openalex.org/W1861470194","https://openalex.org/W2142391099","https://openalex.org/W2658701382","https://openalex.org/W2771427249","https://openalex.org/W2967582577","https://openalex.org/W3163255384","https://openalex.org/W2333351870"],"abstract_inverted_index":{"In":[0],"this":[1],"letter,":[2],"a":[3,19,58],"low-power":[4],"1-bit":[5],"full-adder":[6],"(FA)":[7],"cell":[8,28,95],"is":[9],"proposed":[10,54],"based":[11],"on":[12],"the":[13,31,70,93],"transmission":[14],"gate":[15,99],"(TG)":[16],"to":[17],"attain":[18],"special":[20],"module":[21],"for":[22,35,100],"generating":[23],"full-swing":[24],"Carry":[25,39],"output.":[26],"The":[27,53,90],"benefits":[29],"from":[30],"high":[32],"driving":[33],"capability":[34],"both":[36],"Sum":[37],"and":[38,51,74,86],"outputs":[40],"when":[41],"embedding":[42],"in":[43],"multistage":[44],"structures":[45],"like":[46],"ripple-carry":[47],"adders":[48],"(RCAs),":[49],"compressors,":[50],"multipliers.":[52],"TG-based":[55],"FA":[56,94],"has":[57],"total":[59],"die":[60],"area":[61],"of":[62],"60.02":[63],"<inline-formula>":[64,79],"<tex-math":[65,80],"notation=\"LaTeX\">$\\mu":[66,81],"\\text{m}^{2}$":[67],"</tex-math></inline-formula>,":[68,83],"while":[69],"average":[71],"power,":[72],"delay,":[73],"power-delay-product":[75],"(PDP)":[76],"are":[77],"10.829":[78],"\\text{W}$":[82],"3.1954":[84],"ns,":[85],"34.603":[87],"fJ,":[88],"respectively.":[89],"results":[91],"introduce":[92],"as":[96],"an":[97],"efficient":[98],"integrated":[101],"circuits":[102],"(ICs).":[103]},"counts_by_year":[{"year":2026,"cited_by_count":5},{"year":2025,"cited_by_count":11},{"year":2024,"cited_by_count":11},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":5}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}