{"id":"https://openalex.org/W3191171399","doi":"https://doi.org/10.1109/les.2021.3101688","title":"Efficient Leading Zero Count (LZC) Implementations for Xilinx FPGAs","display_name":"Efficient Leading Zero Count (LZC) Implementations for Xilinx FPGAs","publication_year":2021,"publication_date":"2021-08-04","ids":{"openalex":"https://openalex.org/W3191171399","doi":"https://doi.org/10.1109/les.2021.3101688","mag":"3191171399"},"language":"en","primary_location":{"id":"doi:10.1109/les.2021.3101688","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2021.3101688","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://e-archivo.uc3m.es/bitstreams/0c2ee9bf-1e57-4735-b667-2869bd1f56ca/download","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086486097","display_name":"Ali Zahir","orcid":"https://orcid.org/0000-0003-4657-4475"},"institutions":[{"id":"https://openalex.org/I16076960","display_name":"COMSATS University Islamabad","ror":"https://ror.org/00nqqvk19","country_code":"PK","type":"education","lineage":["https://openalex.org/I16076960"]},{"id":"https://openalex.org/I3131573596","display_name":"Abbottabad University of Science and Technology","ror":"https://ror.org/0549hdw45","country_code":"PK","type":"education","lineage":["https://openalex.org/I3131573596"]}],"countries":["PK"],"is_corresponding":true,"raw_author_name":"Ali Zahir","raw_affiliation_strings":["Department of Electrical and Computer Engineering, COMSATS University Islamabad, Abbottabad Campus, Abbottabad, Pakistan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, COMSATS University Islamabad, Abbottabad Campus, Abbottabad, Pakistan","institution_ids":["https://openalex.org/I3131573596","https://openalex.org/I16076960"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042340641","display_name":"Anees Ullah","orcid":"https://orcid.org/0000-0002-4770-4967"},"institutions":[{"id":"https://openalex.org/I3131573596","display_name":"Abbottabad University of Science and Technology","ror":"https://ror.org/0549hdw45","country_code":"PK","type":"education","lineage":["https://openalex.org/I3131573596"]},{"id":"https://openalex.org/I90610274","display_name":"University of Engineering and Technology Peshawar","ror":"https://ror.org/00p034093","country_code":"PK","type":"education","lineage":["https://openalex.org/I90610274"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Anees Ullah","raw_affiliation_strings":["Department of Electronics Engineering, University of Engineering and Technology Peshawar, Abbottabad Campus, Abbottabad, Pakistan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, University of Engineering and Technology Peshawar, Abbottabad Campus, Abbottabad, Pakistan","institution_ids":["https://openalex.org/I3131573596","https://openalex.org/I90610274"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080322790","display_name":"Pedro Reviriego","orcid":"https://orcid.org/0000-0003-2540-5234"},"institutions":[{"id":"https://openalex.org/I50357001","display_name":"Universidad Carlos III de Madrid","ror":"https://ror.org/03ths8210","country_code":"ES","type":"education","lineage":["https://openalex.org/I50357001"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Pedro Reviriego","raw_affiliation_strings":["Department of Telematic Engineering, Universidad Carlos III de Madrid, Legan\u00e9s, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Telematic Engineering, Universidad Carlos III de Madrid, Legan\u00e9s, Spain","institution_ids":["https://openalex.org/I50357001"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046217707","display_name":"Syed Riaz ul Hassnain","orcid":null},"institutions":[{"id":"https://openalex.org/I3131573596","display_name":"Abbottabad University of Science and Technology","ror":"https://ror.org/0549hdw45","country_code":"PK","type":"education","lineage":["https://openalex.org/I3131573596"]},{"id":"https://openalex.org/I90610274","display_name":"University of Engineering and Technology Peshawar","ror":"https://ror.org/00p034093","country_code":"PK","type":"education","lineage":["https://openalex.org/I90610274"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Syed Riaz Ul Hassnain","raw_affiliation_strings":["Department of Electronics Engineering, University of Engineering and Technology Peshawar, Abbottabad Campus, Abbottabad, Pakistan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, University of Engineering and Technology Peshawar, Abbottabad Campus, Abbottabad, Pakistan","institution_ids":["https://openalex.org/I3131573596","https://openalex.org/I90610274"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5086486097"],"corresponding_institution_ids":["https://openalex.org/I16076960","https://openalex.org/I3131573596"],"apc_list":null,"apc_paid":null,"fwci":0.5077,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.64281075,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"14","issue":"1","first_page":"35","last_page":"38"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8938864469528198},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8156019449234009},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5356864929199219},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.5093908905982971},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3913850486278534},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.355293333530426},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3529852628707886},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10835069417953491},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.06497746706008911}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8938864469528198},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8156019449234009},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5356864929199219},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.5093908905982971},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3913850486278534},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.355293333530426},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3529852628707886},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10835069417953491},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.06497746706008911}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/les.2021.3101688","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2021.3101688","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"},{"id":"pmh:oai:e-archivo.uc3m.es:10016/34413","is_oa":true,"landing_page_url":"http://hdl.handle.net/10016/34413","pdf_url":"https://e-archivo.uc3m.es/bitstreams/0c2ee9bf-1e57-4735-b667-2869bd1f56ca/download","source":{"id":"https://openalex.org/S4306400817","display_name":"e-Archivo (Carlos III University of Madrid)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I50357001","host_organization_name":"Universidad Carlos III de Madrid","host_organization_lineage":["https://openalex.org/I50357001"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"research article"}],"best_oa_location":{"id":"pmh:oai:e-archivo.uc3m.es:10016/34413","is_oa":true,"landing_page_url":"http://hdl.handle.net/10016/34413","pdf_url":"https://e-archivo.uc3m.es/bitstreams/0c2ee9bf-1e57-4735-b667-2869bd1f56ca/download","source":{"id":"https://openalex.org/S4306400817","display_name":"e-Archivo (Carlos III University of Madrid)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I50357001","host_organization_name":"Universidad Carlos III de Madrid","host_organization_lineage":["https://openalex.org/I50357001"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"research article"},"sustainable_development_goals":[{"score":0.5,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[{"id":"https://openalex.org/G1650125035","display_name":null,"funder_award_id":"B-I00","funder_id":"https://openalex.org/F4320322930","funder_display_name":"Ministerio de Ciencia e Innovaci\u00f3n"},{"id":"https://openalex.org/G3690828678","display_name":null,"funder_award_id":"PID2019","funder_id":"https://openalex.org/F4320322930","funder_display_name":"Ministerio de Ciencia e Innovaci\u00f3n"},{"id":"https://openalex.org/G3699213180","display_name":null,"funder_award_id":"Spain","funder_id":"https://openalex.org/F4320313831","funder_display_name":"Comunidad de Madrid"},{"id":"https://openalex.org/G4034304795","display_name":null,"funder_award_id":"PID2019-104207RB-I0","funder_id":"https://openalex.org/F4320322930","funder_display_name":"Ministerio de Ciencia e Innovaci\u00f3n"},{"id":"https://openalex.org/G4121463700","display_name":null,"funder_award_id":"PRICIT","funder_id":"https://openalex.org/F4320313831","funder_display_name":"Comunidad de Madrid"},{"id":"https://openalex.org/G4412968160","display_name":null,"funder_award_id":"EPUC3M21","funder_id":"https://openalex.org/F4320323770","funder_display_name":"Universidad Carlos III de Madrid"},{"id":"https://openalex.org/G482417272","display_name":null,"funder_award_id":"V PRICIT","funder_id":"https://openalex.org/F4320313831","funder_display_name":"Comunidad de Madrid"},{"id":"https://openalex.org/G5794255695","display_name":null,"funder_award_id":"PID2019-104207RB-I00","funder_id":"https://openalex.org/F4320322930","funder_display_name":"Ministerio de Ciencia e Innovaci\u00f3n"},{"id":"https://openalex.org/G5891004745","display_name":null,"funder_award_id":"EPUC3M21","funder_id":"https://openalex.org/F4320313831","funder_display_name":"Comunidad de Madrid"},{"id":"https://openalex.org/G733186886","display_name":null,"funder_award_id":"EPUC3M","funder_id":"https://openalex.org/F4320313831","funder_display_name":"Comunidad de Madrid"}],"funders":[{"id":"https://openalex.org/F4320313831","display_name":"Comunidad de Madrid","ror":null},{"id":"https://openalex.org/F4320322930","display_name":"Ministerio de Ciencia e Innovaci\u00f3n","ror":"https://ror.org/034900433"},{"id":"https://openalex.org/F4320323770","display_name":"Universidad Carlos III de Madrid","ror":"https://ror.org/03ths8210"}],"has_content":{"pdf":true,"grobid_xml":false},"content_urls":{"pdf":"https://content.openalex.org/works/W3191171399.pdf"},"referenced_works_count":13,"referenced_works":["https://openalex.org/W2048050725","https://openalex.org/W2103197133","https://openalex.org/W2129589372","https://openalex.org/W2144982963","https://openalex.org/W2338919664","https://openalex.org/W2565237549","https://openalex.org/W2800014709","https://openalex.org/W2929407385","https://openalex.org/W2948371369","https://openalex.org/W2974711386","https://openalex.org/W2979641349","https://openalex.org/W3011980846","https://openalex.org/W3094282604"],"related_works":["https://openalex.org/W2156094073","https://openalex.org/W2024574431","https://openalex.org/W2366554144","https://openalex.org/W2995926156","https://openalex.org/W2063534976","https://openalex.org/W2284838239","https://openalex.org/W2154203817","https://openalex.org/W2762083038","https://openalex.org/W4306317586","https://openalex.org/W2559278389"],"abstract_inverted_index":{"Leading":[0],"zero":[1],"count":[2],"(LZC)":[3],"is":[4,63,67],"a":[5],"fundamental":[6],"building":[7],"block":[8],"in":[9,105],"floating-point":[10],"arithmetic":[11],"and":[12,35,65,97,122],"data":[13],"sketches.":[14],"These":[15],"applications":[16],"are":[17,95,110],"increasingly":[18],"being":[19],"implemented":[20],"on":[21,60],"field-programmable":[22],"gate":[23],"arrays":[24],"(FPGAs),":[25],"however,":[26],"existing":[27],"architectures":[28],"for":[29,91,119,126],"LZC":[30,43,59,74,89],"target":[31],"application-specific":[32],"integrated":[33],"circuits":[34],"to":[36,46,76],"the":[37,56,73,77,106],"best":[38],"of":[39,58],"our":[40],"knowledge":[41],"specific":[42],"implementations":[44,82],"tailored":[45],"FPGA":[47,62,78,107],"structures":[48],"have":[49],"not":[50],"been":[51],"presented.":[52],"In":[53,86],"this":[54],"letter,":[55],"implementation":[57],"Xilinx":[61],"considered":[64],"it":[66],"shown":[68],"that":[69,102,112],"by":[70],"carefully":[71],"adapting":[72],"design":[75],"structure,":[79],"more":[80,87],"efficient":[81],"can":[83],"be":[84],"obtained.":[85],"detail,":[88],"designs":[90],"different":[92],"bit":[93],"widths":[94],"presented":[96],"evaluated.":[98],"The":[99],"results":[100],"show":[101],"significant":[103],"reductions":[104],"resources":[108],"needed":[109],"obtained":[111],"reach":[113],"33%":[114],"lookup":[115],"tables":[116],"(LUTs)":[117],"saving":[118,125],"32-bit":[120],"vectors":[121],"20%":[123],"LUTs":[124],"64-bit":[127],"vectors.":[128]},"counts_by_year":[{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-04-01T17:29:45.350535","created_date":"2025-10-10T00:00:00"}