{"id":"https://openalex.org/W3033697055","doi":"https://doi.org/10.1109/les.2020.2999471","title":"Accelerated Updating Mechanisms for FPGA-Based Ternary Content-Addressable Memory","display_name":"Accelerated Updating Mechanisms for FPGA-Based Ternary Content-Addressable Memory","publication_year":2020,"publication_date":"2020-06-02","ids":{"openalex":"https://openalex.org/W3033697055","doi":"https://doi.org/10.1109/les.2020.2999471","mag":"3033697055"},"language":"en","primary_location":{"id":"doi:10.1109/les.2020.2999471","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2020.2999471","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035646409","display_name":"Muhammad Irfan","orcid":"https://orcid.org/0000-0001-9821-7467"},"institutions":[{"id":"https://openalex.org/I168719708","display_name":"City University of Hong Kong","ror":"https://ror.org/03q8dnn23","country_code":"HK","type":"education","lineage":["https://openalex.org/I168719708"]}],"countries":["HK"],"is_corresponding":true,"raw_author_name":"Muhammad Irfan","raw_affiliation_strings":["Department of Electrical Engineering, City University of Hong Kong, Hong Kong"],"raw_orcid":"https://orcid.org/0000-0001-9821-7467","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, City University of Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I168719708"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067307648","display_name":"Zahid Ullah","orcid":"https://orcid.org/0000-0002-5633-6764"},"institutions":[{"id":"https://openalex.org/I134276161","display_name":"Pakistan Institute of Engineering and Applied Sciences","ror":"https://ror.org/04d4mbk19","country_code":"PK","type":"education","lineage":["https://openalex.org/I134276161"]},{"id":"https://openalex.org/I4391767994","display_name":"Pak-Austria Fachhochschule: Institute of Applied Sciences and Technology","ror":"https://ror.org/05pgqgb54","country_code":"PK","type":"education","lineage":["https://openalex.org/I4391767994"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Zahid Ullah","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Pak-Austria Fachhochschule, Institute of Applied Sciences and Technology, Haripur, Pakistan"],"raw_orcid":"https://orcid.org/0000-0002-5633-6764","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Pak-Austria Fachhochschule, Institute of Applied Sciences and Technology, Haripur, Pakistan","institution_ids":["https://openalex.org/I134276161","https://openalex.org/I4391767994"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054303347","display_name":"Abdurrashid Ibrahim Sanka","orcid":"https://orcid.org/0000-0002-1664-5108"},"institutions":[{"id":"https://openalex.org/I168719708","display_name":"City University of Hong Kong","ror":"https://ror.org/03q8dnn23","country_code":"HK","type":"education","lineage":["https://openalex.org/I168719708"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Abdurrashid I. Sanka","raw_affiliation_strings":["Department of Electrical Engineering, City University of Hong Kong, Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, City University of Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I168719708"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077847474","display_name":"Ray C. C. Cheung","orcid":"https://orcid.org/0000-0002-6764-0729"},"institutions":[{"id":"https://openalex.org/I168719708","display_name":"City University of Hong Kong","ror":"https://ror.org/03q8dnn23","country_code":"HK","type":"education","lineage":["https://openalex.org/I168719708"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Ray C. C. Cheung","raw_affiliation_strings":["Department of Electrical Engineering, City University of Hong Kong, Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, City University of Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I168719708"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5035646409"],"corresponding_institution_ids":["https://openalex.org/I168719708"],"apc_list":null,"apc_paid":null,"fwci":0.9429,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.72226138,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"13","issue":"2","first_page":"37","last_page":"40"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9700000286102295,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10911","display_name":"Chemical Synthesis and Analysis","score":0.9620000123977661,"subfield":{"id":"https://openalex.org/subfields/1312","display_name":"Molecular Biology"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7826157808303833},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7788783311843872},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.7637877464294434},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.6484032869338989},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.6220811605453491},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.550056517124176},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47054487466812134},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.46974900364875793},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4596289396286011},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.4440997242927551},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.431209921836853},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35925373435020447},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.2431022822856903},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.19850704073905945},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.19725817441940308},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1961027979850769},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.12145060300827026},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.10547429323196411},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10269322991371155}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7826157808303833},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7788783311843872},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.7637877464294434},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.6484032869338989},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.6220811605453491},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.550056517124176},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47054487466812134},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.46974900364875793},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4596289396286011},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.4440997242927551},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.431209921836853},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35925373435020447},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.2431022822856903},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.19850704073905945},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.19725817441940308},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1961027979850769},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.12145060300827026},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.10547429323196411},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10269322991371155},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/les.2020.2999471","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2020.2999471","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309893","display_name":"City University of Hong Kong","ror":"https://ror.org/03q8dnn23"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W345608277","https://openalex.org/W1536792390","https://openalex.org/W1996635038","https://openalex.org/W2037890886","https://openalex.org/W2068933159","https://openalex.org/W2110627824","https://openalex.org/W2166464199","https://openalex.org/W2231737954","https://openalex.org/W2286536002","https://openalex.org/W2561621772","https://openalex.org/W2760769382","https://openalex.org/W2767585707","https://openalex.org/W2795975079","https://openalex.org/W2906604693","https://openalex.org/W2929407385","https://openalex.org/W2962709951","https://openalex.org/W4239721110"],"related_works":["https://openalex.org/W4323268213","https://openalex.org/W2101047079","https://openalex.org/W4242128654","https://openalex.org/W1993197222","https://openalex.org/W1576787868","https://openalex.org/W2144044430","https://openalex.org/W2381156049","https://openalex.org/W1991576731","https://openalex.org/W2102930677","https://openalex.org/W4224232716"],"abstract_inverted_index":{"Field-programmable":[0],"gate":[1],"array":[2],"(FPGA)-based":[3],"ternary":[4],"content-addressable":[5],"memories":[6],"(TCAMs)":[7],"are":[8],"constantly":[9],"evolving":[10],"in":[11],"terms":[12],"of":[13,21,35,43,52,68,103,119,126,131,134],"hardware,":[14],"power":[15],"consumption,":[16],"and":[17,83,94],"speed.":[18],"One":[19],"disadvantage":[20],"these":[22],"emulated":[23],"TCAMs":[24,31],"is":[25,49,57,65,116],"its":[26],"poor":[27],"update-latency.":[28],"Traditional":[29],"FPGA-based":[30,81],"have":[32],"an":[33,90,101],"update-latency":[34,56,102,125],"N":[36,48],"clock":[37,45,61,105,128],"cycles":[38,106],"compared":[39],"to":[40,59],"the":[41,50,55,66,117,132],"lookup-latency":[42],"one":[44],"cycle,":[46],"where":[47,63],"depth":[51],"TCAM.":[53,120],"Later,":[54],"improved":[58],"t":[60,64],"cycles,":[62,129],"number":[67],"don't":[69],"care":[70],"bits.":[71],"In":[72],"this":[73],"letter,":[74],"we":[75],"presented":[76],"two":[77],"mechanisms":[78],"for":[79],"updating":[80],"TCAM":[82],"successfully":[84],"implemented":[85],"on":[86],"Xilinx":[87],"Virtex-6":[88],"FPGA:":[89],"accelerated":[91],"MUX-Update":[92,99],"mechanism":[93],"a":[95,123],"cost-effective":[96],"LUT-Update":[97,121],"mechanism.":[98],"provides":[100],"W+1":[104],"by":[107,136],"using":[108,137],"only":[109],"three":[110],"input/output":[111],"(I/O)":[112],"pins,":[113],"whereas":[114],"W":[115,138],"width":[118],"yields":[122],"constant":[124],"2":[127],"independent":[130],"size":[133],"TCAM,":[135],"I/O":[139],"pins.":[140]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}