{"id":"https://openalex.org/W3024342822","doi":"https://doi.org/10.1109/les.2020.2995053","title":"Energy-Efficient Low-Latency Signed Multiplier for FPGA-Based Hardware Accelerators","display_name":"Energy-Efficient Low-Latency Signed Multiplier for FPGA-Based Hardware Accelerators","publication_year":2020,"publication_date":"2020-05-16","ids":{"openalex":"https://openalex.org/W3024342822","doi":"https://doi.org/10.1109/les.2020.2995053","mag":"3024342822"},"language":"en","primary_location":{"id":"doi:10.1109/les.2020.2995053","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2020.2995053","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028792027","display_name":"Salim Ullah","orcid":"https://orcid.org/0000-0002-9774-9522"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Salim Ullah","raw_affiliation_strings":["Department of Processor Design, Technische Universit\u00e4t Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Department of Processor Design, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083517801","display_name":"Tuan D. A. Nguyen","orcid":"https://orcid.org/0000-0002-5108-4684"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Tuan Duy Anh Nguyen","raw_affiliation_strings":["Department of Processor Design, Technische Universit\u00e4t Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Department of Processor Design, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100755285","display_name":"Akash Kumar","orcid":"https://orcid.org/0000-0001-7125-1737"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Akash Kumar","raw_affiliation_strings":["Department of Processor Design, Technische Universit\u00e4t Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Department of Processor Design, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5028792027"],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":1.7681,"has_fulltext":false,"cited_by_count":37,"citation_normalized_percentile":{"value":0.84888727,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":100},"biblio":{"volume":"13","issue":"2","first_page":"41","last_page":"44"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8523563742637634},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8316556215286255},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.7334601879119873},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7175729274749756},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.5879110097885132},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5844025015830994},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5396099090576172},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4821852743625641},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.4696575701236725},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.450607031583786},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.4498820900917053},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4382329285144806},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.416643887758255},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37734729051589966},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09036222100257874},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08403795957565308}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8523563742637634},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8316556215286255},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.7334601879119873},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7175729274749756},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.5879110097885132},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5844025015830994},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5396099090576172},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4821852743625641},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.4696575701236725},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.450607031583786},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.4498820900917053},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4382329285144806},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.416643887758255},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37734729051589966},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09036222100257874},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08403795957565308},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/les.2020.2995053","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2020.2995053","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8700000047683716,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G7276696126","display_name":null,"funder_award_id":"380524764","funder_id":"https://openalex.org/F4320320879","funder_display_name":"Deutsche Forschungsgemeinschaft"}],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1605020135","https://openalex.org/W1977850862","https://openalex.org/W2026445983","https://openalex.org/W2048773562","https://openalex.org/W2076793873","https://openalex.org/W2106484393","https://openalex.org/W2124063495","https://openalex.org/W2151097162","https://openalex.org/W2396652958","https://openalex.org/W2521740029","https://openalex.org/W2535375934","https://openalex.org/W2562079981","https://openalex.org/W2612139336","https://openalex.org/W2751750437","https://openalex.org/W2808980609","https://openalex.org/W6712458530","https://openalex.org/W6752737636"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W2516396101","https://openalex.org/W2790557758","https://openalex.org/W3204929712","https://openalex.org/W4295102875","https://openalex.org/W2300671402","https://openalex.org/W4393353016","https://openalex.org/W4391267927","https://openalex.org/W2380247286"],"abstract_inverted_index":{"Multiplication":[0],"is":[1,28],"one":[2,29],"of":[3,14,30,56,97,135,144],"the":[4,31,57,94,118],"most":[5,55],"extensively":[6],"used":[7],"arithmetic":[8],"operations":[9],"in":[10,48,133],"a":[11,66],"wide":[12],"range":[13],"applications,":[15,26],"such":[16,25],"as":[17,150],"multimedia":[18],"processing":[19],"and":[20,40,108,130,138],"artificial":[21],"neural":[22],"networks.":[23],"For":[24],"multiplier":[27,121],"major":[32],"contributors":[33],"to":[34,78,85,117,127],"energy":[35],"consumption,":[36],"critical":[37],"path":[38],"delay,":[39],"resource":[41],"utilization.":[42],"These":[43],"effects":[44],"get":[45],"more":[46],"pronounced":[47],"field-programmable":[49,68],"gate":[50,69],"array":[51,70],"(FPGA)-based":[52,71],"designs.":[53],"However,":[54],"state-of-the-art":[58],"designs":[59,72,146],"are":[60,75],"done":[61],"for":[62,93,111],"ASIC-based":[63],"systems.":[64],"Furthermore,":[65],"few":[67],"that":[73],"exist":[74],"largely":[76],"limited":[77],"unsigned":[79],"numbers,":[80,101],"which":[81],"require":[82],"extra":[83],"circuits":[84],"support":[86],"signed":[87,100,114],"operations.":[88],"To":[89],"overcome":[90],"these":[91],"limitations":[92],"FPGA-based":[95],"implementations":[96,124,143],"applications":[98],"utilizing":[99],"this":[102],"letter":[103],"presents":[104],"an":[105,112,151],"area-optimized,":[106],"low-latency,":[107],"energy-efficient":[109],"architecture":[110],"accurate":[113],"multiplier.":[115],"Compared":[116],"Vivado":[119],"area-optimized":[120],"IP,":[122],"our":[123,145],"offer":[125],"up":[126],"40.0%,":[128],"43.0%,":[129],"70.0%":[131],"reduction":[132],"terms":[134],"area,":[136],"latency,":[137],"energy,":[139],"respectively.":[140],"The":[141],"RTL":[142],"will":[147],"be":[148],"released":[149],"open-source":[152],"library":[153],"at":[154],"https://cfaed.tu-dresden.de/pd-downloads.":[155]},"counts_by_year":[{"year":2026,"cited_by_count":4},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":11},{"year":2023,"cited_by_count":8},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":3}],"updated_date":"2026-04-16T08:26:57.006410","created_date":"2025-10-10T00:00:00"}