{"id":"https://openalex.org/W2913539791","doi":"https://doi.org/10.1109/les.2019.2899113","title":"Revisiting AES SBox Composite Field Implementations for FPGAs","display_name":"Revisiting AES SBox Composite Field Implementations for FPGAs","publication_year":2019,"publication_date":"2019-02-13","ids":{"openalex":"https://openalex.org/W2913539791","doi":"https://doi.org/10.1109/les.2019.2899113","mag":"2913539791"},"language":"en","primary_location":{"id":"doi:10.1109/les.2019.2899113","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2019.2899113","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049487586","display_name":"Aditya Pradeep","orcid":"https://orcid.org/0000-0001-5500-4306"},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"facility","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Aditya Pradeep","raw_affiliation_strings":["Electrical Engineering Department, Indian Institute of Technology Madras, Chennai, India"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Indian Institute of Technology Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033867256","display_name":"Vishal Mohanty","orcid":"https://orcid.org/0000-0002-1556-1113"},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"facility","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vishal Mohanty","raw_affiliation_strings":["Computer Science and Engineering Department, Indian Institute of Technology Madras, Chennai, India"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering Department, Indian Institute of Technology Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091204230","display_name":"Adarsh M. Subramaniam","orcid":"https://orcid.org/0009-0007-5690-3662"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Adarsh Muthuveeru Subramaniam","raw_affiliation_strings":["Department of Computer Science and Engineering, Texas A&M University, College Station, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038432102","display_name":"Chester Rebeiro","orcid":"https://orcid.org/0000-0001-8063-0026"},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"facility","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Chester Rebeiro","raw_affiliation_strings":["Computer Science and Engineering Department, Indian Institute of Technology Madras, Chennai, India"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering Department, Indian Institute of Technology Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5049487586"],"corresponding_institution_ids":["https://openalex.org/I24676775"],"apc_list":null,"apc_paid":null,"fwci":0.7001,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.76952012,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"11","issue":"3","first_page":"85","last_page":"88"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11241","display_name":"Advanced Malware Detection Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8580536246299744},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.730404257774353},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7231481671333313},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.6692444682121277},{"id":"https://openalex.org/keywords/advanced-encryption-standard","display_name":"Advanced Encryption Standard","score":0.6205324530601501},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.5152283310890198},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4870453178882599},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.45174241065979004},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4112023115158081},{"id":"https://openalex.org/keywords/side-channel-attack","display_name":"Side channel attack","score":0.41015076637268066},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40528368949890137},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3989686369895935},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.335936963558197},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.30141928791999817},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2978559732437134},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1146235466003418}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8580536246299744},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.730404257774353},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7231481671333313},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.6692444682121277},{"id":"https://openalex.org/C94520183","wikidata":"https://www.wikidata.org/wiki/Q190746","display_name":"Advanced Encryption Standard","level":3,"score":0.6205324530601501},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.5152283310890198},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4870453178882599},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.45174241065979004},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4112023115158081},{"id":"https://openalex.org/C49289754","wikidata":"https://www.wikidata.org/wiki/Q2267081","display_name":"Side channel attack","level":3,"score":0.41015076637268066},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40528368949890137},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3989686369895935},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.335936963558197},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.30141928791999817},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2978559732437134},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1146235466003418},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/les.2019.2899113","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2019.2899113","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.46000000834465027,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1511360501","https://openalex.org/W1541098965","https://openalex.org/W1698058651","https://openalex.org/W1703129327","https://openalex.org/W2117758617","https://openalex.org/W2149174385"],"related_works":["https://openalex.org/W2385743990","https://openalex.org/W4323824501","https://openalex.org/W4312846945","https://openalex.org/W2029006445","https://openalex.org/W4253685677","https://openalex.org/W4255075415","https://openalex.org/W169923757","https://openalex.org/W2751059292","https://openalex.org/W2022773963","https://openalex.org/W4210264611"],"abstract_inverted_index":{"Composite":[0],"fields":[1],"are":[2,18,87,104],"used":[3],"for":[4,30,67],"implementing":[5],"the":[6,46,82,107,121],"advanced":[7],"encryption":[8],"standard":[9],"(AES)":[10],"SBox":[11,65,95,114],"when":[12],"compact":[13],"and":[14,74,97],"side-channel":[15],"resistant":[16],"constructions":[17,96],"required.":[19],"The":[20],"prior":[21],"art":[22],"has":[23],"investigated":[24],"efficient":[25],"implementations":[26,54,66],"of":[27,102],"such":[28],"SBoxes":[29],"application":[31],"specific":[32],"integrated":[33],"circuit":[34],"(ASIC)":[35],"platforms.":[36],"On":[37],"field":[38,63,110],"programmable":[39],"gate":[40],"arrays":[41],"(FPGAs);":[42],"however,":[43],"due":[44],"to":[45,79],"considerably":[47],"different":[48],"structure":[49],"compared":[50,119],"with":[51,120],"ASICs,":[52],"these":[53],"perform":[55],"poorly.":[56],"In":[57],"this":[58],"letter,":[59],"we":[60],"revisit":[61],"composite":[62,109],"AES":[64],"FPGAs.":[68,91],"We":[69,92],"show":[70,98],"how":[71],"design":[72],"choices":[73],"optimizations":[75],"can":[76],"be":[77],"made":[78],"better":[80,105],"suit":[81],"granular":[83],"look-up":[84],"tables":[85],"that":[86,99],"present":[88],"in":[89],"modern":[90],"investigate":[93],"2880":[94],"about":[100],"half":[101],"them":[103],"than":[106],"state-of-the-art":[108,122],"implementation.":[111],"Our":[112],"best":[113],"implementation":[115,123],"is":[116],"18%":[117],"smaller":[118],"on":[124],"an":[125],"FPGA.":[126]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}