{"id":"https://openalex.org/W2906604693","doi":"https://doi.org/10.1109/les.2018.2888889","title":"Beyond the Limits of Typical Strategies: Resources Efficient FPGA-Based TCAM","display_name":"Beyond the Limits of Typical Strategies: Resources Efficient FPGA-Based TCAM","publication_year":2018,"publication_date":"2018-12-20","ids":{"openalex":"https://openalex.org/W2906604693","doi":"https://doi.org/10.1109/les.2018.2888889","mag":"2906604693"},"language":"en","primary_location":{"id":"doi:10.1109/les.2018.2888889","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2018.2888889","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101611089","display_name":"Hassan Mahmood","orcid":"https://orcid.org/0000-0002-9950-0544"},"institutions":[{"id":"https://openalex.org/I4210112203","display_name":"CECOS University","ror":"https://ror.org/01xyxtp53","country_code":"PK","type":"education","lineage":["https://openalex.org/I4210112203"]}],"countries":["PK"],"is_corresponding":true,"raw_author_name":"Hassan Mahmood","raw_affiliation_strings":["Department of Electrical Engineering, CECOS University of Information Technology and Emerging Sciences, Peshawar, Pakistan"],"raw_orcid":"https://orcid.org/0000-0002-9950-0544","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, CECOS University of Information Technology and Emerging Sciences, Peshawar, Pakistan","institution_ids":["https://openalex.org/I4210112203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067307648","display_name":"Zahid Ullah","orcid":"https://orcid.org/0000-0002-5633-6764"},"institutions":[{"id":"https://openalex.org/I4210112203","display_name":"CECOS University","ror":"https://ror.org/01xyxtp53","country_code":"PK","type":"education","lineage":["https://openalex.org/I4210112203"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Zahid Ullah","raw_affiliation_strings":["Department of Electrical Engineering, CECOS University of Information Technology and Emerging Sciences, Peshawar, Pakistan"],"raw_orcid":"https://orcid.org/0000-0002-5633-6764","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, CECOS University of Information Technology and Emerging Sciences, Peshawar, Pakistan","institution_ids":["https://openalex.org/I4210112203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078493026","display_name":"Omer Mujahid","orcid":"https://orcid.org/0000-0001-9694-9621"},"institutions":[{"id":"https://openalex.org/I4210112203","display_name":"CECOS University","ror":"https://ror.org/01xyxtp53","country_code":"PK","type":"education","lineage":["https://openalex.org/I4210112203"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Omer Mujahid","raw_affiliation_strings":["Department of Electrical Engineering, CECOS University of Information Technology and Emerging Sciences, Peshawar, Pakistan"],"raw_orcid":"https://orcid.org/0000-0001-9694-9621","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, CECOS University of Information Technology and Emerging Sciences, Peshawar, Pakistan","institution_ids":["https://openalex.org/I4210112203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074206065","display_name":"Inayat Ullah","orcid":"https://orcid.org/0000-0003-2457-7309"},"institutions":[{"id":"https://openalex.org/I152238500","display_name":"Chosun University","ror":"https://ror.org/01zt9a375","country_code":"KR","type":"education","lineage":["https://openalex.org/I152238500"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Inayat Ullah","raw_affiliation_strings":["Department of Computer Engineering, Chosun University, Gwangju, South Korea"],"raw_orcid":"https://orcid.org/0000-0003-2457-7309","affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Chosun University, Gwangju, South Korea","institution_ids":["https://openalex.org/I152238500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005561476","display_name":"Abdul Hafeez","orcid":null},"institutions":[{"id":"https://openalex.org/I1323252656","display_name":"Information Technology University","ror":"https://ror.org/00ngv8j44","country_code":"PK","type":"education","lineage":["https://openalex.org/I1323252656"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Abdul Hafeez","raw_affiliation_strings":["Department of Computer Science and Information Technology, University of Engineering and Technology (Jalozai Campus), Nowshera, Pakistan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Technology, University of Engineering and Technology (Jalozai Campus), Nowshera, Pakistan","institution_ids":["https://openalex.org/I1323252656"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5101611089"],"corresponding_institution_ids":["https://openalex.org/I4210112203"],"apc_list":null,"apc_paid":null,"fwci":4.4664,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.95315024,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":98},"biblio":{"volume":"11","issue":"3","first_page":"89","last_page":"92"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11478","display_name":"Caching and Content Delivery","score":0.982699990272522,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9207000136375427,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8751150965690613},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8532928228378296},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.6158387660980225},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5940518379211426},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5591090321540833},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5577771067619324},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.55755215883255},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.5193568468093872},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5149641633033752},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40391191840171814},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3321771025657654},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1385602056980133},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.10282778739929199}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8751150965690613},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8532928228378296},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.6158387660980225},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5940518379211426},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5591090321540833},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5577771067619324},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.55755215883255},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.5193568468093872},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5149641633033752},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40391191840171814},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3321771025657654},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1385602056980133},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.10282778739929199},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/les.2018.2888889","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2018.2888889","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W949927504","https://openalex.org/W1996635038","https://openalex.org/W2006115588","https://openalex.org/W2013406643","https://openalex.org/W2068933159","https://openalex.org/W2142608219","https://openalex.org/W2231737954","https://openalex.org/W2286536002","https://openalex.org/W2557929342","https://openalex.org/W2561621772","https://openalex.org/W2565442427","https://openalex.org/W2587748659","https://openalex.org/W2760769382","https://openalex.org/W2767585707","https://openalex.org/W2795975079","https://openalex.org/W2855336317","https://openalex.org/W4239721110"],"related_works":["https://openalex.org/W2544043553","https://openalex.org/W2546284597","https://openalex.org/W2348562861","https://openalex.org/W2170552397","https://openalex.org/W2540393334","https://openalex.org/W2024574431","https://openalex.org/W2117300767","https://openalex.org/W2390042878","https://openalex.org/W2374017528","https://openalex.org/W2017144313"],"abstract_inverted_index":{"This":[0],"letter":[1],"proposes":[2],"a":[3,8,14,37,43,48],"novel":[4],"approach":[5],"to":[6,46],"design":[7],"ternary":[9],"content-addressable":[10],"memory":[11,44],"(TCAM)":[12],"on":[13,57,80],"field-programmable":[15],"gate":[16],"array":[17],"(FPGA).":[18],"The":[19,52],"proposed":[20,53,68],"architecture":[21,54],"uses":[22],"slice":[23],"registers":[24],"(SRs)":[25],"for":[26],"storage":[27],"instead":[28],"of":[29,42,73],"lookup":[30],"tables":[31],"and":[32,36],"static":[33],"random-access":[34],"memory,":[35],"control":[38],"signal":[39],"in":[40],"place":[41],"element":[45],"accommodate":[47],"don\u2019t":[49],"care":[50],"state.":[51],"is":[55],"implemented":[56],"Xilinx":[58],"Virtex-6":[59],"FPGA.":[60],"Compared":[61],"with":[62],"the":[63,67,71],"latest":[64],"prior":[65],"work,":[66],"TCAM":[69],"reduces":[70],"number":[72],"SRs":[74],"by":[75],"50.04%":[76],"while":[77],"not":[78],"compromising":[79],"throughput.":[81]},"counts_by_year":[{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}