{"id":"https://openalex.org/W2011070474","doi":"https://doi.org/10.1109/les.2014.2344913","title":"Low-Power Low-Latency Data Allocation for Hybrid Scratch-Pad Memory","display_name":"Low-Power Low-Latency Data Allocation for Hybrid Scratch-Pad Memory","publication_year":2014,"publication_date":"2014-08-05","ids":{"openalex":"https://openalex.org/W2011070474","doi":"https://doi.org/10.1109/les.2014.2344913","mag":"2011070474"},"language":"en","primary_location":{"id":"doi:10.1109/les.2014.2344913","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2014.2344913","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083330935","display_name":"Meikang Qiu","orcid":"https://orcid.org/0000-0002-1004-0140"},"institutions":[{"id":"https://openalex.org/I126863827","display_name":"Pace University","ror":"https://ror.org/047p7y759","country_code":"US","type":"education","lineage":["https://openalex.org/I126863827"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Meikang Qiu","raw_affiliation_strings":["Pace University, Manhattan, NYC, NY, USA","Pace University, Manhattan, NYC, USA"],"affiliations":[{"raw_affiliation_string":"Pace University, Manhattan, NYC, NY, USA","institution_ids":["https://openalex.org/I126863827"]},{"raw_affiliation_string":"Pace University, Manhattan, NYC, USA","institution_ids":["https://openalex.org/I126863827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100456847","display_name":"Zhi Chen","orcid":"https://orcid.org/0000-0003-2911-5234"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zhi Chen","raw_affiliation_strings":["Uni. of Kentucky","Uni. of Kentucky,"],"affiliations":[{"raw_affiliation_string":"Uni. of Kentucky","institution_ids":[]},{"raw_affiliation_string":"Uni. of Kentucky,","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033808402","display_name":"Meiqin Liu","orcid":"https://orcid.org/0000-0003-0693-6574"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Meiqin Liu","raw_affiliation_strings":["Col. of Elec. Eng., Zhejiang Univesity, ZJ, China","Col. of Elec. Eng., Zhejiang Univesity, China"],"affiliations":[{"raw_affiliation_string":"Col. of Elec. Eng., Zhejiang Univesity, ZJ, China","institution_ids":[]},{"raw_affiliation_string":"Col. of Elec. Eng., Zhejiang Univesity, China","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5083330935"],"corresponding_institution_ids":["https://openalex.org/I126863827"],"apc_list":null,"apc_paid":null,"fwci":5.82080873,"has_fulltext":false,"cited_by_count":111,"citation_normalized_percentile":{"value":0.97028784,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":"6","issue":"4","first_page":"69","last_page":"72"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8728921413421631},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.6394005417823792},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.6107022166252136},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.6037077903747559},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.602537214756012},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.575400710105896},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.517556369304657},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5114413499832153},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.5096664428710938},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.5089328289031982},{"id":"https://openalex.org/keywords/scratch","display_name":"Scratch","score":0.5032863020896912},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.486695796251297},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.48195168375968933},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4513482451438904},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.4213813841342926},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.41853073239326477},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.41448265314102173},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32949620485305786},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22329583764076233}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8728921413421631},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.6394005417823792},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.6107022166252136},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.6037077903747559},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.602537214756012},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.575400710105896},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.517556369304657},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5114413499832153},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.5096664428710938},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.5089328289031982},{"id":"https://openalex.org/C2781235140","wikidata":"https://www.wikidata.org/wiki/Q275131","display_name":"Scratch","level":2,"score":0.5032863020896912},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.486695796251297},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.48195168375968933},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4513482451438904},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.4213813841342926},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.41853073239326477},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.41448265314102173},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32949620485305786},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22329583764076233},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/les.2014.2344913","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2014.2344913","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8600000143051147}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1969550765","https://openalex.org/W1977857710","https://openalex.org/W1990771923","https://openalex.org/W2044206819","https://openalex.org/W2084007230","https://openalex.org/W2105102111","https://openalex.org/W2124903056","https://openalex.org/W2154553951","https://openalex.org/W2160428323","https://openalex.org/W4238826965","https://openalex.org/W6682854596"],"related_works":["https://openalex.org/W3048967625","https://openalex.org/W3021597805","https://openalex.org/W4317815260","https://openalex.org/W1975698617","https://openalex.org/W2096506606","https://openalex.org/W2043352873","https://openalex.org/W4389371524","https://openalex.org/W2145484885","https://openalex.org/W2168550483","https://openalex.org/W4281569059"],"abstract_inverted_index":{"This":[0],"letter":[1],"aims":[2],"at":[3],"developing":[4],"new":[5,25],"memory":[6,12,28,61,65,87],"architecture":[7,30,88],"to":[8,56,59,79],"overcome":[9],"the":[10,81,84,90,93],"daunting":[11],"wall":[13,16],"and":[14,37,51,73,89],"energy":[15],"issues":[17],"in":[18,68],"multicore":[19],"embedded":[20],"systems.":[21],"We":[22],"propose":[23,44],"a":[24,47,52],"heterogeneous":[26],"scratch-pad":[27],"(SPM)":[29],"that":[31],"is":[32],"configured":[33],"with":[34],"SRAM,":[35],"MRAM,":[36],"Z-RAM.":[38],"Based":[39],"on":[40],"this":[41],"architecture,":[42],"we":[43],"two":[45],"algorithms:":[46],"dynamic":[48],"programming":[49],"(MDPDA)":[50],"genetic":[53],"algorithm":[54],"(AGADA)":[55],"allocate":[57],"data":[58],"different":[60],"banks,":[62],"therefore,":[63],"reducing":[64],"access":[66],"cost":[67],"terms":[69],"of":[70,83,92],"power":[71],"consumption":[72],"latency.":[74],"Extensive":[75],"experiments":[76],"are":[77],"performed":[78],"show":[80],"merits":[82],"hybrid":[85],"SPM":[86],"effectiveness":[91],"proposed":[94],"algorithms.":[95]},"counts_by_year":[{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":23},{"year":2021,"cited_by_count":60},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":14}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}