{"id":"https://openalex.org/W2080556528","doi":"https://doi.org/10.1109/les.2014.2314390","title":"ZyCAP: Efficient Partial Reconfiguration Management on the Xilinx Zynq","display_name":"ZyCAP: Efficient Partial Reconfiguration Management on the Xilinx Zynq","publication_year":2014,"publication_date":"2014-03-29","ids":{"openalex":"https://openalex.org/W2080556528","doi":"https://doi.org/10.1109/les.2014.2314390","mag":"2080556528"},"language":"en","primary_location":{"id":"doi:10.1109/les.2014.2314390","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2014.2314390","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084541921","display_name":"Kizheppatt Vipin","orcid":"https://orcid.org/0000-0002-1013-7727"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Kizheppatt Vipin","raw_affiliation_strings":["Sch. of Comput. Eng., Nanyang Technol. Univ., Singapore, , Singapore"],"affiliations":[{"raw_affiliation_string":"Sch. of Comput. Eng., Nanyang Technol. Univ., Singapore, , Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032556461","display_name":"Suhaib A. Fahmy","orcid":"https://orcid.org/0000-0003-0568-5048"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Suhaib A. Fahmy","raw_affiliation_strings":["Sch. of Comput. Eng., Nanyang Technol. Univ., Singapore, , Singapore"],"affiliations":[{"raw_affiliation_string":"Sch. of Comput. Eng., Nanyang Technol. Univ., Singapore, , Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5084541921"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":13.2654,"has_fulltext":false,"cited_by_count":116,"citation_normalized_percentile":{"value":0.99090909,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":"6","issue":"3","first_page":"41","last_page":"44"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8805032968521118},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8388550281524658},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6684931516647339},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6513060927391052},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3282703161239624},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3262419104576111}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8805032968521118},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8388550281524658},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6684931516647339},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6513060927391052},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3282703161239624},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3262419104576111}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/les.2014.2314390","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2014.2314390","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"},{"id":"pmh:oai:wrap.warwick.ac.uk:86739","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4306400665","display_name":"Warwick Research Archive Portal (University of Warwick)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I39555362","host_organization_name":"University of Warwick","host_organization_lineage":["https://openalex.org/I39555362"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"Journal Article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2063534452","https://openalex.org/W2117170259","https://openalex.org/W2121462249","https://openalex.org/W2154363663","https://openalex.org/W2185877774","https://openalex.org/W4234837206"],"related_works":["https://openalex.org/W2130472321","https://openalex.org/W2365996311","https://openalex.org/W2156641820","https://openalex.org/W2013035321","https://openalex.org/W2377973672","https://openalex.org/W2010434789","https://openalex.org/W2351296563","https://openalex.org/W1966929676","https://openalex.org/W2365440700","https://openalex.org/W2117258572"],"abstract_inverted_index":{"New":[0],"hybrid":[1],"FPGA":[2],"platforms":[3],"that":[4,47,72,98],"couple":[5],"processors":[6],"with":[7,53,93],"a":[8,94],"reconfigurable":[9,21],"fabric,":[10],"such":[11,87],"as":[12],"the":[13,30,48,55,74,100,109],"Xilinx":[14],"Zynq,":[15],"offer":[16],"an":[17,67],"alternative":[18],"view":[19],"of":[20,32,76,83],"computing":[22],"where":[23],"software":[24,96],"applications":[25],"leverage":[26],"hardware":[27,84],"resources":[28,85],"through":[29],"use":[31,82],"often":[33],"reconfigured":[34],"accelerators.":[35],"For":[36],"this":[37],"to":[38],"be":[39,44],"feasible,":[40],"reconfiguration":[41,60],"overheads":[42],"must":[43],"reduced":[45],"so":[46],"processor":[49,101],"is":[50],"not":[51],"burdened":[52],"managing":[54],"process.":[56],"We":[57],"discuss":[58],"partial":[59],"(PR)":[61],"on":[62,108],"these":[63],"architectures,":[64],"and":[65,112],"present":[66],"open":[68],"source":[69],"controller,":[70],"ZyCAP,":[71],"overcomes":[73],"limitations":[75],"existing":[77],"methods,":[78],"offering":[79],"more":[80],"effective":[81],"in":[86],"architectures.":[88],"ZyCAP":[89],"combines":[90],"high-throughput":[91],"configuration":[92],"high-level":[95],"interface":[97],"frees":[99],"from":[102],"detailed":[103],"PR":[104,107],"management,":[105],"making":[106],"Zynq":[110],"easy":[111],"efficient.":[113]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":10},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":7},{"year":2020,"cited_by_count":13},{"year":2019,"cited_by_count":10},{"year":2018,"cited_by_count":16},{"year":2017,"cited_by_count":13},{"year":2016,"cited_by_count":16},{"year":2015,"cited_by_count":11},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}