{"id":"https://openalex.org/W2030332747","doi":"https://doi.org/10.1109/les.2013.2274793","title":"An Efficient FPGA IP Core for Automatic Modulation Classification","display_name":"An Efficient FPGA IP Core for Automatic Modulation Classification","publication_year":2013,"publication_date":"2013-07-25","ids":{"openalex":"https://openalex.org/W2030332747","doi":"https://doi.org/10.1109/les.2013.2274793","mag":"2030332747"},"language":"en","primary_location":{"id":"doi:10.1109/les.2013.2274793","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2013.2274793","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014159303","display_name":"Claudomir Cardoso","orcid":null},"institutions":[{"id":"https://openalex.org/I59606676","display_name":"Universidade Federal do Par\u00e1","ror":"https://ror.org/03q9sr818","country_code":"BR","type":"education","lineage":["https://openalex.org/I59606676"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Claudomir Cardoso","raw_affiliation_strings":["Signal Processing Laboratory (LaPS), Federal University of Para, Belem, Para, Brazil","Signal Process. Lab. (LaPS), Fed. Univ. of Para (UFPA), Belem, Brazil"],"affiliations":[{"raw_affiliation_string":"Signal Processing Laboratory (LaPS), Federal University of Para, Belem, Para, Brazil","institution_ids":["https://openalex.org/I59606676"]},{"raw_affiliation_string":"Signal Process. Lab. (LaPS), Fed. Univ. of Para (UFPA), Belem, Brazil","institution_ids":["https://openalex.org/I59606676"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109134875","display_name":"Adalbery Castro","orcid":null},"institutions":[{"id":"https://openalex.org/I59606676","display_name":"Universidade Federal do Par\u00e1","ror":"https://ror.org/03q9sr818","country_code":"BR","type":"education","lineage":["https://openalex.org/I59606676"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Adalbery R. Castro","raw_affiliation_strings":["Signal Processing Laboratory (LaPS), Federal University of Para, Belem, Para, Brazil","Signal Process. Lab. (LaPS), Fed. Univ. of Para (UFPA), Belem, Brazil"],"affiliations":[{"raw_affiliation_string":"Signal Processing Laboratory (LaPS), Federal University of Para, Belem, Para, Brazil","institution_ids":["https://openalex.org/I59606676"]},{"raw_affiliation_string":"Signal Process. Lab. (LaPS), Fed. Univ. of Para (UFPA), Belem, Brazil","institution_ids":["https://openalex.org/I59606676"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062442180","display_name":"Aldebaro Klautau","orcid":"https://orcid.org/0000-0001-7773-2080"},"institutions":[{"id":"https://openalex.org/I59606676","display_name":"Universidade Federal do Par\u00e1","ror":"https://ror.org/03q9sr818","country_code":"BR","type":"education","lineage":["https://openalex.org/I59606676"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Aldebaro Klautau","raw_affiliation_strings":["Signal Processing Laboratory (LaPS), Federal University of Para, Belem, Para, Brazil","Signal Process. Lab. (LaPS), Fed. Univ. of Para (UFPA), Belem, Brazil"],"affiliations":[{"raw_affiliation_string":"Signal Processing Laboratory (LaPS), Federal University of Para, Belem, Para, Brazil","institution_ids":["https://openalex.org/I59606676"]},{"raw_affiliation_string":"Signal Process. Lab. (LaPS), Fed. Univ. of Para (UFPA), Belem, Brazil","institution_ids":["https://openalex.org/I59606676"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5014159303"],"corresponding_institution_ids":["https://openalex.org/I59606676"],"apc_list":null,"apc_paid":null,"fwci":1.4427,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.85514338,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"5","issue":"3","first_page":"42","last_page":"45"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12131","display_name":"Wireless Signal Modulation Classification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12131","display_name":"Wireless Signal Modulation Classification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.9865999817848206,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11447","display_name":"Blind Source Separation Techniques","score":0.9613999724388123,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8646198511123657},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7643463015556335},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.566331684589386},{"id":"https://openalex.org/keywords/support-vector-machine","display_name":"Support vector machine","score":0.4749244153499603},{"id":"https://openalex.org/keywords/classifier","display_name":"Classifier (UML)","score":0.42221009731292725},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4059571325778961},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3920538127422333},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34071630239486694},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.33952945470809937},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2811970114707947}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8646198511123657},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7643463015556335},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.566331684589386},{"id":"https://openalex.org/C12267149","wikidata":"https://www.wikidata.org/wiki/Q282453","display_name":"Support vector machine","level":2,"score":0.4749244153499603},{"id":"https://openalex.org/C95623464","wikidata":"https://www.wikidata.org/wiki/Q1096149","display_name":"Classifier (UML)","level":2,"score":0.42221009731292725},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4059571325778961},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3920538127422333},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34071630239486694},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33952945470809937},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2811970114707947}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/les.2013.2274793","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2013.2274793","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1975337058","https://openalex.org/W1994143366","https://openalex.org/W2005956500","https://openalex.org/W2023618735","https://openalex.org/W2024114933","https://openalex.org/W2062130228","https://openalex.org/W2071707134","https://openalex.org/W2093203154","https://openalex.org/W2126971395","https://openalex.org/W2142363115","https://openalex.org/W2143678578","https://openalex.org/W2147576921","https://openalex.org/W2152503221","https://openalex.org/W2156909104","https://openalex.org/W2170163217","https://openalex.org/W2170778725","https://openalex.org/W2466512847","https://openalex.org/W4230587399","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2016389538","https://openalex.org/W2587151145","https://openalex.org/W2390807153","https://openalex.org/W2351405704","https://openalex.org/W3094426418","https://openalex.org/W2028730298","https://openalex.org/W3215234104","https://openalex.org/W2368451485","https://openalex.org/W2573624673","https://openalex.org/W2380045081"],"abstract_inverted_index":{"This":[0],"letter":[1],"presents":[2],"a":[3,31,36,47,57,110],"new":[4,58,96],"algorithm":[5],"for":[6],"automatic":[7],"modulation":[8,28],"classification":[9],"(AMC)":[10],"and":[11,14,56,71,87,103,116,123],"its":[12,68],"implementation":[13,70],"validation":[15,72],"as":[16],"an":[17],"intellectual":[18],"property":[19],"(IP)":[20],"core.":[21],"AMC":[22,93,97],"aims":[23],"at":[24],"accurately":[25],"identifying":[26],"the":[27,75,78,118],"scheme":[29],"of":[30,39,46,77,120],"given":[32],"communication":[33],"system":[34,80,98],"in":[35],"short":[37],"period":[38],"time.":[40],"The":[41,95],"proposed":[42,79,92],"IP":[43],"core":[44],"consists":[45],"multiclass":[48],"classifier":[49],"composed":[50],"by":[51,114],"linear":[52],"support":[53],"vector":[54],"machines":[55],"parameter":[59],"extraction":[60],"(front":[61],"end)":[62],"based":[63],"on":[64,67],"histograms.":[65],"Based":[66],"VHDL":[69],"using":[73],"FPGAs,":[74],"performance":[76],"is":[81],"compared":[82],"with":[83,107],"respect":[84,108],"to":[85,90,109],"accuracy":[86,106],"computational":[88],"complexity":[89],"recently":[91],"algorithms.":[94],"does":[99],"not":[100],"require":[101],"multipliers":[102],"achieves":[104],"equivalent":[105],"baseline,":[111],"while":[112],"reducing":[113],"50%":[115],"90%":[117],"use":[119],"logic":[121],"elements":[122],"memory,":[124],"respectively.":[125]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}