{"id":"https://openalex.org/W2011914527","doi":"https://doi.org/10.1109/les.2012.2216253","title":"Combating Write Penalties Using Software Dispatch for On-Chip MRAM Integration","display_name":"Combating Write Penalties Using Software Dispatch for On-Chip MRAM Integration","publication_year":2012,"publication_date":"2012-08-29","ids":{"openalex":"https://openalex.org/W2011914527","doi":"https://doi.org/10.1109/les.2012.2216253","mag":"2011914527"},"language":"en","primary_location":{"id":"doi:10.1109/les.2012.2216253","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2012.2216253","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100355455","display_name":"Yong Li","orcid":"https://orcid.org/0000-0003-1584-1622"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yong Li","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA","Dept. of Electr. & Comput. Eng., Univ. of Pittsburgh, Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I170201317"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Pittsburgh, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101538623","display_name":"Yaojun Zhang","orcid":"https://orcid.org/0000-0002-0125-2221"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yaojun Zhang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA","Dept. of Electr. & Comput. Eng., Univ. of Pittsburgh, Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I170201317"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Pittsburgh, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058073627","display_name":"Yiran Chen","orcid":"https://orcid.org/0000-0002-1486-8412"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yiran Chen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA","Dept. of Electr. & Comput. Eng., Univ. of Pittsburgh, Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I170201317"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Pittsburgh, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030875484","display_name":"Alex K. Jones","orcid":"https://orcid.org/0000-0001-7498-0206"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alex K. Jones","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA","Dept. of Electr. & Comput. Eng., Univ. of Pittsburgh, Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I170201317"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Pittsburgh, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I170201317"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I170201317"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.09095956,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"4","issue":"4","first_page":"82","last_page":"85"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.8454801440238953},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.824404239654541},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7511641383171082},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6347516179084778},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6064485907554626},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4884625971317291},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.46924757957458496},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.46900129318237305},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.46878182888031006},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4072684943675995},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32117635011672974},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.30327558517456055},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.27494016289711},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2510085105895996},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0642605721950531}],"concepts":[{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.8454801440238953},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.824404239654541},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7511641383171082},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6347516179084778},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6064485907554626},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4884625971317291},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.46924757957458496},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.46900129318237305},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.46878182888031006},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4072684943675995},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32117635011672974},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.30327558517456055},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.27494016289711},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2510085105895996},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0642605721950531},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/les.2012.2216253","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2012.2216253","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1600567712","https://openalex.org/W2005522813","https://openalex.org/W2051909620","https://openalex.org/W2064977311","https://openalex.org/W2084007230","https://openalex.org/W2120635877","https://openalex.org/W2169875292","https://openalex.org/W4239023471"],"related_works":["https://openalex.org/W1571368810","https://openalex.org/W2506225776","https://openalex.org/W2020020869","https://openalex.org/W2808189470","https://openalex.org/W2796057304","https://openalex.org/W2379400621","https://openalex.org/W1484089092","https://openalex.org/W3006021672","https://openalex.org/W1586767604","https://openalex.org/W2979921829"],"abstract_inverted_index":{"Recent":[0],"advances":[1],"in":[2,88,94],"the":[3,11,38,45],"emerging":[4],"memory":[5,42,100],"technology":[6],"magnetic":[7],"RAM":[8,108],"(MRAM)":[9],"enrich":[10],"opportunities":[12],"to":[13,37,43,59,67,76,104],"build":[14,77],"high":[15,46],"density":[16],"and":[17,34,64,83,97],"low":[18],"power":[19],"embedded":[20],"systems.":[21],"One":[22],"common":[23],"way":[24],"of":[25,41,49],"utilizing":[26],"MRAM":[27],"is":[28],"integrating":[29],"it":[30],"with":[31],"conventional":[32],"memories":[33],"distributing":[35],"data":[36,61,70],"appropriate":[39],"type":[40],"mitigate":[44],"write":[47],"penalty":[48],"MRAM.":[50],"In":[51],"this":[52],"paper,":[53],"we":[54],"propose":[55],"a":[56,91,98,105],"software-based":[57],"approach":[58],"identify":[60],"access":[62],"characteristics":[63],"guide":[65],"hardware":[66],"perform":[68],"efficient":[69],"distribution.":[71],"We":[72],"use":[73],"our":[74],"technique":[75],"an":[78,85],"on-chip":[79],"MRAM-SRAM":[80],"hybrid":[81],"cache":[82],"demonstrate":[84],"86.8%":[86],"reduction":[87,93],"leakage":[89],"power,":[90,96],"9.8%":[92],"total":[95],"5%":[99],"performance":[101],"improvement,":[102],"compared":[103],"traditional":[106],"static":[107],"(SRAM)-only":[109],"cache.":[110]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}