{"id":"https://openalex.org/W1964009855","doi":"https://doi.org/10.1109/les.2012.2209397","title":"Bandwidth-Sensitivity-Aware Arbitration for FPGAs","display_name":"Bandwidth-Sensitivity-Aware Arbitration for FPGAs","publication_year":2012,"publication_date":"2012-07-19","ids":{"openalex":"https://openalex.org/W1964009855","doi":"https://doi.org/10.1109/les.2012.2209397","mag":"1964009855"},"language":"en","primary_location":{"id":"doi:10.1109/les.2012.2209397","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2012.2209397","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102073311","display_name":"L\u00fc Hao","orcid":null},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Lu Hao","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA","ECE Dept, University of Florida, Gainesville, FL, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]},{"raw_affiliation_string":"ECE Dept, University of Florida, Gainesville, FL, USA#TAB#","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088031457","display_name":"Greg Stitt","orcid":"https://orcid.org/0000-0001-7159-7439"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Greg Stitt","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA","ECE Dept, University of Florida, Gainesville, FL, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]},{"raw_affiliation_string":"ECE Dept, University of Florida, Gainesville, FL, USA#TAB#","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5102073311"],"corresponding_institution_ids":["https://openalex.org/I33213144"],"apc_list":null,"apc_paid":null,"fwci":1.4184,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.81268439,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":98},"biblio":{"volume":"4","issue":"3","first_page":"73","last_page":"76"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8064285516738892},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.642836332321167},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6320750117301941},{"id":"https://openalex.org/keywords/arbitration","display_name":"Arbitration","score":0.6304769515991211},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.5127052068710327},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42982223629951477},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.23040226101875305},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.16412097215652466}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8064285516738892},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.642836332321167},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6320750117301941},{"id":"https://openalex.org/C160151201","wikidata":"https://www.wikidata.org/wiki/Q207946","display_name":"Arbitration","level":2,"score":0.6304769515991211},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.5127052068710327},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42982223629951477},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.23040226101875305},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.16412097215652466},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/les.2012.2209397","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2012.2209397","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions","score":0.7200000286102295}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1984887461","https://openalex.org/W2030922743","https://openalex.org/W2046221484","https://openalex.org/W2049478191","https://openalex.org/W2062048444","https://openalex.org/W2110246597","https://openalex.org/W2115294662","https://openalex.org/W2117082818","https://openalex.org/W2139637699","https://openalex.org/W2152779435","https://openalex.org/W2154991996","https://openalex.org/W2159754498","https://openalex.org/W2161761794","https://openalex.org/W3148293037","https://openalex.org/W4233371074"],"related_works":["https://openalex.org/W3095478977","https://openalex.org/W2388352914","https://openalex.org/W2914422975","https://openalex.org/W1992917560","https://openalex.org/W2351937989","https://openalex.org/W2112428735","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841"],"abstract_inverted_index":{"Field-programmable":[0],"gate":[1],"arrays":[2],"(FPGAs)":[3],"commonly":[4],"implement":[5],"massively":[6],"parallel":[7,20],"circuits":[8],"that":[9,47],"require":[10],"significant":[11],"memory":[12,18,52],"bandwidth.":[13],"Due":[14],"to":[15,31,65,71],"I/O":[16],"and":[17,60],"limitations,":[19],"tasks":[21],"often":[22],"share":[23],"bandwidth":[24,53,64],"via":[25],"arbitration,":[26,75],"whose":[27],"efficiency":[28],"is":[29,34],"critical":[30],"ensure":[32],"parallelism":[33],"not":[35],"wasted.":[36],"In":[37],"this":[38],"letter,":[39],"we":[40],"introduce":[41],"a":[42],"bandwidth-sensitivity-aware":[43],"heuristic":[44],"for":[45,56],"arbitration":[46],"analyzes":[48],"the":[49],"effect":[50],"of":[51],"on":[54],"performance":[55],"each":[57],"application":[58,76],"task,":[59],"then":[61],"accordingly":[62],"allocates":[63],"minimize":[66],"execution":[67],"time.":[68],"When":[69],"compared":[70],"round":[72],"robin":[73],"(RR)":[74],"speedups":[77],"as":[78,80],"high":[79],"6.5\u00d7are":[81],"achieved.":[82]},"counts_by_year":[{"year":2015,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}