{"id":"https://openalex.org/W2097471282","doi":"https://doi.org/10.1109/les.2010.2092411","title":"Nonvolatile Memory Partitioning Scheme for Technology-Based Performance-Reliability Tradeoff","display_name":"Nonvolatile Memory Partitioning Scheme for Technology-Based Performance-Reliability Tradeoff","publication_year":2010,"publication_date":"2010-11-23","ids":{"openalex":"https://openalex.org/W2097471282","doi":"https://doi.org/10.1109/les.2010.2092411","mag":"2097471282"},"language":"en","primary_location":{"id":"doi:10.1109/les.2010.2092411","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2010.2092411","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084809231","display_name":"Cristian Zambelli","orcid":"https://orcid.org/0000-0001-8755-0504"},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Cristian Zambelli","raw_affiliation_strings":["Dipartimento di Ingegneria, Universit\u00e0 degli Studi di Ferrara, Ferrara, Italy","Dipt. di Ing., Univ. degli Studi di Ferrara, Ferrara, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria, Universit\u00e0 degli Studi di Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]},{"raw_affiliation_string":"Dipt. di Ing., Univ. degli Studi di Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011268330","display_name":"Davide Bertozzi","orcid":"https://orcid.org/0000-0001-7462-4551"},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Bertozzi","raw_affiliation_strings":["Dipartimento di Ingegneria, Universit\u00e0 degli Studi di Ferrara, Ferrara, Italy","Dipt. di Ing., Univ. degli Studi di Ferrara, Ferrara, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria, Universit\u00e0 degli Studi di Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]},{"raw_affiliation_string":"Dipt. di Ing., Univ. degli Studi di Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036059621","display_name":"A. Chimenton","orcid":"https://orcid.org/0000-0002-3942-0382"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrea Chimenton","raw_affiliation_strings":["Intel Corporation, Boise, USA","Intel Corporation, Boise, ID, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Boise, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Boise, ID, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069964414","display_name":"P. Olivo","orcid":"https://orcid.org/0000-0002-8751-4666"},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Piero Olivo","raw_affiliation_strings":["Dipartimento di Ingegneria, Universit\u00e0 degli Studi di Ferrara, Ferrara, Italy","Dipt. di Ing., Univ. degli Studi di Ferrara, Ferrara, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria, Universit\u00e0 degli Studi di Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]},{"raw_affiliation_string":"Dipt. di Ing., Univ. degli Studi di Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.499,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.67534689,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"3","issue":"1","first_page":"13","last_page":"15"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8879516124725342},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.7566494941711426},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.5812562108039856},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.5606080889701843},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.52958083152771},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5161443948745728},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4978353977203369},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.4515114426612854},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42005935311317444},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.38740941882133484},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3060455918312073},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2498357892036438},{"id":"https://openalex.org/keywords/phase-change","display_name":"Phase change","score":0.1323762834072113}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8879516124725342},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.7566494941711426},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.5812562108039856},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.5606080889701843},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.52958083152771},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5161443948745728},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4978353977203369},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.4515114426612854},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42005935311317444},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.38740941882133484},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3060455918312073},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2498357892036438},{"id":"https://openalex.org/C133256868","wikidata":"https://www.wikidata.org/wiki/Q7180940","display_name":"Phase change","level":2,"score":0.1323762834072113},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/les.2010.2092411","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2010.2092411","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"},{"id":"pmh:oai:iris.unife.it:11392/1410466","is_oa":false,"landing_page_url":"http://hdl.handle.net/11392/1410466","pdf_url":null,"source":{"id":"https://openalex.org/S4306400369","display_name":"Institutional Research Information System University of Ferrara (University of Ferrara)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I201324441","host_organization_name":"University of Ferrara","host_organization_lineage":["https://openalex.org/I201324441"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5600000023841858,"display_name":"Quality Education","id":"https://metadata.un.org/sdg/4"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1767399337","https://openalex.org/W2106837223","https://openalex.org/W2112973088","https://openalex.org/W2149595712","https://openalex.org/W2151587991","https://openalex.org/W2164522620","https://openalex.org/W2170821637"],"related_works":["https://openalex.org/W2550153070","https://openalex.org/W1983958623","https://openalex.org/W2178010602","https://openalex.org/W2110321764","https://openalex.org/W2078067390","https://openalex.org/W2162174949","https://openalex.org/W4254007354","https://openalex.org/W2541696051","https://openalex.org/W1486495540","https://openalex.org/W2903120202"],"abstract_inverted_index":{"The":[0,45,71],"need":[1],"to":[2],"improve":[3],"nonvolatile":[4],"memories":[5,83],"reliability":[6,29],"in":[7,56],"embedded":[8],"systems":[9],"is":[10,48,74],"a":[11,18,66,77],"key":[12],"design":[13],"concern.":[14],"We":[15],"here":[16],"propose":[17],"methodology,":[19],"managed":[20],"by":[21,50,63,76],"the":[22,27,31,39,52],"memory":[23,53],"controller,":[24],"that":[25],"optimizes":[26],"data":[28,36],"at":[30],"physical":[32],"level":[33],"for":[34,42],"critical":[35],"whereas":[37],"exploiting":[38,80],"transaction":[40],"performances":[41],"noncritical":[43],"data.":[44],"reliability-performance":[46],"tradeoff":[47],"obtained":[49],"partitioning":[51],"addressable":[54],"space":[55],"different":[57],"functional":[58],"blocks,":[59],"each":[60],"on":[61],"written":[62],"means":[64],"of":[65],"specific":[67],"optimized":[68],"writing":[69],"algorithm.":[70],"method":[72],"feasibility":[73],"demonstrated":[75],"case":[78],"study":[79],"phase":[81],"change":[82],"(PCMs)":[84],"features.":[85]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}