{"id":"https://openalex.org/W2088326678","doi":"https://doi.org/10.1109/les.2010.2052401","title":"High-Speed AES Encryptor With Efficient Merging Techniques","display_name":"High-Speed AES Encryptor With Efficient Merging Techniques","publication_year":2010,"publication_date":"2010-06-16","ids":{"openalex":"https://openalex.org/W2088326678","doi":"https://doi.org/10.1109/les.2010.2052401","mag":"2088326678"},"language":"en","primary_location":{"id":"doi:10.1109/les.2010.2052401","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2010.2052401","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089770187","display_name":"Issam Hammad","orcid":"https://orcid.org/0000-0002-1895-3438"},"institutions":[{"id":"https://openalex.org/I129902397","display_name":"Dalhousie University","ror":"https://ror.org/01e6qks80","country_code":"CA","type":"education","lineage":["https://openalex.org/I129902397"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Issam Hammad","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Dalhousie University, Halifax, NS, Canada","Dept. of Electr. & Comput. Eng., Dalhousie Univ., Halifax, NS, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Dalhousie University, Halifax, NS, Canada","institution_ids":["https://openalex.org/I129902397"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Dalhousie Univ., Halifax, NS, Canada","institution_ids":["https://openalex.org/I129902397"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076483141","display_name":"Kamal El\u2010Sankary","orcid":"https://orcid.org/0000-0001-8104-6913"},"institutions":[{"id":"https://openalex.org/I129902397","display_name":"Dalhousie University","ror":"https://ror.org/01e6qks80","country_code":"CA","type":"education","lineage":["https://openalex.org/I129902397"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Kamal El-Sankary","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Dalhousie University, Halifax, NS, Canada","Dept. of Electr. & Comput. Eng., Dalhousie Univ., Halifax, NS, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Dalhousie University, Halifax, NS, Canada","institution_ids":["https://openalex.org/I129902397"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Dalhousie Univ., Halifax, NS, Canada","institution_ids":["https://openalex.org/I129902397"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110217232","display_name":"E.I. El-Masry","orcid":"https://orcid.org/0000-0003-0700-0591"},"institutions":[{"id":"https://openalex.org/I129902397","display_name":"Dalhousie University","ror":"https://ror.org/01e6qks80","country_code":"CA","type":"education","lineage":["https://openalex.org/I129902397"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Ezz El-Masry","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Dalhousie University, Halifax, NS, Canada","Dept. of Electr. & Comput. Eng., Dalhousie Univ., Halifax, NS, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Dalhousie University, Halifax, NS, Canada","institution_ids":["https://openalex.org/I129902397"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Dalhousie Univ., Halifax, NS, Canada","institution_ids":["https://openalex.org/I129902397"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.5937,"has_fulltext":false,"cited_by_count":72,"citation_normalized_percentile":{"value":0.95704797,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"2","issue":"3","first_page":"67","last_page":"71"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.832891583442688},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7759652733802795},{"id":"https://openalex.org/keywords/byte","display_name":"Byte","score":0.7470840215682983},{"id":"https://openalex.org/keywords/advanced-encryption-standard","display_name":"Advanced Encryption Standard","score":0.7266567349433899},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.6967078447341919},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.6342692375183105},{"id":"https://openalex.org/keywords/aes-implementations","display_name":"AES implementations","score":0.5160436630249023},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5119901299476624},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5008516311645508},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.4479684829711914},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4242379665374756},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41761496663093567},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3763827085494995},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.365123450756073},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34145981073379517},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11568635702133179}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.832891583442688},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7759652733802795},{"id":"https://openalex.org/C43364308","wikidata":"https://www.wikidata.org/wiki/Q8799","display_name":"Byte","level":2,"score":0.7470840215682983},{"id":"https://openalex.org/C94520183","wikidata":"https://www.wikidata.org/wiki/Q190746","display_name":"Advanced Encryption Standard","level":3,"score":0.7266567349433899},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.6967078447341919},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.6342692375183105},{"id":"https://openalex.org/C46331935","wikidata":"https://www.wikidata.org/wiki/Q4651362","display_name":"AES implementations","level":4,"score":0.5160436630249023},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5119901299476624},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5008516311645508},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.4479684829711914},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4242379665374756},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41761496663093567},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3763827085494995},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.365123450756073},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34145981073379517},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11568635702133179},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/les.2010.2052401","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2010.2052401","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W74404479","https://openalex.org/W1598409309","https://openalex.org/W1990933466","https://openalex.org/W1996901123","https://openalex.org/W2034115915","https://openalex.org/W2112244944","https://openalex.org/W2127752881","https://openalex.org/W2167720990","https://openalex.org/W2561675875","https://openalex.org/W4242720920","https://openalex.org/W6603015574","https://openalex.org/W6677036316","https://openalex.org/W6679055498"],"related_works":["https://openalex.org/W2161048573","https://openalex.org/W1703859826","https://openalex.org/W2392288291","https://openalex.org/W2393941228","https://openalex.org/W4248712873","https://openalex.org/W3208859339","https://openalex.org/W3121248233","https://openalex.org/W2950551575","https://openalex.org/W2624134246","https://openalex.org/W2022773963"],"abstract_inverted_index":{"This":[0,14],"letter":[1],"presents":[2],"a":[3],"new":[4],"efficient":[5],"architecture":[6,45,51],"for":[7],"high-speed":[8],"advanced":[9],"encryption":[10],"standard":[11],"(AES)":[12],"encryptor.":[13],"technique":[15],"is":[16,27,46],"implemented":[17],"using":[18],"composite":[19],"field":[20],"arithmetic":[21],"byte":[22],"substitution,":[23],"where":[24],"higher":[25,55],"efficiency":[26,56],"achieved":[28],"by":[29],"merging":[30],"and":[31],"location":[32],"rearrangement":[33],"of":[34,41,59],"different":[35],"operations":[36],"required":[37],"in":[38,57],"the":[39],"steps":[40],"encryption.":[42],"The":[43],"proposed":[44],"presented":[47],"with":[48],"multistage":[49],"subpipelined":[50],"that":[52],"allows":[53],"having":[54],"terms":[58],"(throughput/area)":[60],"than":[61],"any":[62],"previous":[63],"field-programmable":[64],"gate":[65],"array":[66],"(FPGA)":[67],"implementations.":[68]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":7},{"year":2016,"cited_by_count":11},{"year":2015,"cited_by_count":8},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":7}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}