{"id":"https://openalex.org/W2144039040","doi":"https://doi.org/10.1109/les.2010.2048010","title":"Improving the Performance of Shared Memory Communication in Impulse C","display_name":"Improving the Performance of Shared Memory Communication in Impulse C","publication_year":2010,"publication_date":"2010-04-14","ids":{"openalex":"https://openalex.org/W2144039040","doi":"https://doi.org/10.1109/les.2010.2048010","mag":"2144039040"},"language":"en","primary_location":{"id":"doi:10.1109/les.2010.2048010","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2010.2048010","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046555671","display_name":"Xi Jin","orcid":"https://orcid.org/0000-0003-2087-0698"},"institutions":[{"id":"https://openalex.org/I9224756","display_name":"Northeastern University","ror":"https://ror.org/03awzbc87","country_code":"CN","type":"education","lineage":["https://openalex.org/I9224756"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xi Jin","raw_affiliation_strings":["Institute of Computer Software, Northeastern University, Shenyang, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Software, Northeastern University, Shenyang, China","institution_ids":["https://openalex.org/I9224756"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002245169","display_name":"Nan Guan","orcid":"https://orcid.org/0000-0003-3775-911X"},"institutions":[{"id":"https://openalex.org/I123387679","display_name":"Uppsala University","ror":"https://ror.org/048a87296","country_code":"SE","type":"education","lineage":["https://openalex.org/I123387679"]},{"id":"https://openalex.org/I9224756","display_name":"Northeastern University","ror":"https://ror.org/03awzbc87","country_code":"CN","type":"education","lineage":["https://openalex.org/I9224756"]}],"countries":["CN","SE"],"is_corresponding":false,"raw_author_name":"Nan Guan","raw_affiliation_strings":["Northeastern University, Shenyang, China","University of Uppsala, Uppsala, Sweden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Northeastern University, Shenyang, China","institution_ids":["https://openalex.org/I9224756"]},{"raw_affiliation_string":"University of Uppsala, Uppsala, Sweden","institution_ids":["https://openalex.org/I123387679"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022326958","display_name":"Mingsong Lv","orcid":null},"institutions":[{"id":"https://openalex.org/I9224756","display_name":"Northeastern University","ror":"https://ror.org/03awzbc87","country_code":"CN","type":"education","lineage":["https://openalex.org/I9224756"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Mingsong Lv","raw_affiliation_strings":["Institute of Computer Software, Northeastern University, Shenyang, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Software, Northeastern University, Shenyang, China","institution_ids":["https://openalex.org/I9224756"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001074845","display_name":"Qingxu Deng","orcid":"https://orcid.org/0000-0002-5185-6306"},"institutions":[{"id":"https://openalex.org/I9224756","display_name":"Northeastern University","ror":"https://ror.org/03awzbc87","country_code":"CN","type":"education","lineage":["https://openalex.org/I9224756"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qingxu Deng","raw_affiliation_strings":["Institute of Computer Software, Northeastern University, Shenyang, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Software, Northeastern University, Shenyang, China","institution_ids":["https://openalex.org/I9224756"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.17762783,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"2","issue":"3","first_page":"49","last_page":"52"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.991599977016449,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.85038161277771},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.784389853477478},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6043621897697449},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.5881096720695496},{"id":"https://openalex.org/keywords/communications-system","display_name":"Communications system","score":0.5166252255439758},{"id":"https://openalex.org/keywords/impulse","display_name":"Impulse (physics)","score":0.5095560550689697},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.48457086086273193},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4440328776836395},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3848247826099396},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12640491127967834},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11384272575378418}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.85038161277771},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.784389853477478},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6043621897697449},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.5881096720695496},{"id":"https://openalex.org/C101765175","wikidata":"https://www.wikidata.org/wiki/Q577764","display_name":"Communications system","level":2,"score":0.5166252255439758},{"id":"https://openalex.org/C70836080","wikidata":"https://www.wikidata.org/wiki/Q837940","display_name":"Impulse (physics)","level":2,"score":0.5095560550689697},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.48457086086273193},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4440328776836395},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3848247826099396},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12640491127967834},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11384272575378418},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/les.2010.2048010","is_oa":false,"landing_page_url":"https://doi.org/10.1109/les.2010.2048010","pdf_url":null,"source":{"id":"https://openalex.org/S22443479","display_name":"IEEE Embedded Systems Letters","issn_l":"1943-0663","issn":["1943-0663","1943-0671"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Embedded Systems Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1543657314","https://openalex.org/W1577039630","https://openalex.org/W2130622494","https://openalex.org/W2131704489","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W1967938402","https://openalex.org/W2014165129","https://openalex.org/W2367348190","https://openalex.org/W594316872","https://openalex.org/W2386041993","https://openalex.org/W2831860248","https://openalex.org/W2367794224","https://openalex.org/W2072850836","https://openalex.org/W1608572506","https://openalex.org/W2017163657"],"abstract_inverted_index":{"With":[0],"the":[1,9,49,61,64,80,92,99,105,114],"evolution":[2],"of":[3,52,79,91,107,117],"field-programmable":[4],"gate":[5],"arrays":[6],"(FPGAs)":[7],"to":[8],"Million-Gate":[10],"scope,":[11],"high-level":[12,32],"languages":[13],"are":[14,55],"gaining":[15],"popularity":[16],"in":[17,36,84],"electronic":[18],"system":[19],"design,":[20],"which":[21],"greatly":[22,103],"improves":[23],"design":[24],"and":[25,40,60,111],"verification":[26],"efficiency.":[27],"Impulse":[28,53,85],"C":[29,54,86],"is":[30,67],"a":[31,76],"language":[33],"widely":[34],"used":[35],"software/hardware":[37],"(SW/HW)":[38],"codesign":[39],"provides":[41],"users":[42],"with":[43],"varies":[44],"SW/HW":[45],"communication":[46,50,83],"mechanisms.":[47],"But":[48],"mechanisms":[51],"mainly":[56],"designed":[57],"for":[58],"versatility,":[59],"resources":[62],"within":[63],"FPGA":[65],"chip":[66],"not":[68],"fully":[69],"utilized.":[70],"In":[71],"this":[72],"letter,":[73],"we":[74],"present":[75],"improved":[77,100],"implementation":[78,101],"shared":[81,108],"memory":[82,109],"by":[87],"utilizing":[88],"both":[89],"ports":[90],"dual-port":[93],"BRAM.":[94],"Experiment":[95],"results":[96],"show":[97],"that":[98],"can":[102],"improve":[104,113],"performance":[106],"communication,":[110],"further":[112],"execution":[115],"efficiency":[116],"hardware":[118],"processes.":[119]},"counts_by_year":[{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}