{"id":"https://openalex.org/W3089212530","doi":"https://doi.org/10.1109/lcomm.2020.3025223","title":"Pre-Silicon FEC Decoding Verification on SoC FPGAs","display_name":"Pre-Silicon FEC Decoding Verification on SoC FPGAs","publication_year":2020,"publication_date":"2020-09-21","ids":{"openalex":"https://openalex.org/W3089212530","doi":"https://doi.org/10.1109/lcomm.2020.3025223","mag":"3089212530"},"language":"en","primary_location":{"id":"doi:10.1109/lcomm.2020.3025223","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lcomm.2020.3025223","pdf_url":null,"source":{"id":"https://openalex.org/S147316732","display_name":"IEEE Communications Letters","issn_l":"1089-7798","issn":["1089-7798","1558-2558","2373-7891"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310316002","host_organization_name":"IEEE Communications Society","host_organization_lineage":["https://openalex.org/P4310316002","https://openalex.org/P4310319808"],"host_organization_lineage_names":["IEEE Communications Society","Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Communications Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://repositorio.unican.es/xmlui/bitstream/10902/20523/1/PreSiliconFECDecoding.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025138641","display_name":"V\u00edctor Fern\u00e1ndez","orcid":"https://orcid.org/0000-0003-0614-151X"},"institutions":[{"id":"https://openalex.org/I13134134","display_name":"Universidad de Cantabria","ror":"https://ror.org/046ffzj20","country_code":"ES","type":"education","lineage":["https://openalex.org/I13134134"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Victor Fernandez","raw_affiliation_strings":["Microelectronics Engineering Group, University of Cantabria, Santander, Spain"],"affiliations":[{"raw_affiliation_string":"Microelectronics Engineering Group, University of Cantabria, Santander, Spain","institution_ids":["https://openalex.org/I13134134"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101988886","display_name":"Carlos Abad","orcid":"https://orcid.org/0000-0003-2086-8395"},"institutions":[{"id":"https://openalex.org/I13134134","display_name":"Universidad de Cantabria","ror":"https://ror.org/046ffzj20","country_code":"ES","type":"education","lineage":["https://openalex.org/I13134134"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Carlos Abad","raw_affiliation_strings":["Microelectronics Engineering Group, University of Cantabria, Santander, Spain"],"affiliations":[{"raw_affiliation_string":"Microelectronics Engineering Group, University of Cantabria, Santander, Spain","institution_ids":["https://openalex.org/I13134134"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077581859","display_name":"A. Carrillo \u00c1lvarez","orcid":"https://orcid.org/0000-0003-2631-3817"},"institutions":[{"id":"https://openalex.org/I13134134","display_name":"Universidad de Cantabria","ror":"https://ror.org/046ffzj20","country_code":"ES","type":"education","lineage":["https://openalex.org/I13134134"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Angel Alvarez","raw_affiliation_strings":["Microelectronics Engineering Group, University of Cantabria, Santander, Spain"],"affiliations":[{"raw_affiliation_string":"Microelectronics Engineering Group, University of Cantabria, Santander, Spain","institution_ids":["https://openalex.org/I13134134"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013626049","display_name":"I. Ugarte","orcid":"https://orcid.org/0000-0003-2586-2339"},"institutions":[{"id":"https://openalex.org/I13134134","display_name":"Universidad de Cantabria","ror":"https://ror.org/046ffzj20","country_code":"ES","type":"education","lineage":["https://openalex.org/I13134134"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Inigo Ugarte","raw_affiliation_strings":["Microelectronics Engineering Group, University of Cantabria, Santander, Spain"],"affiliations":[{"raw_affiliation_string":"Microelectronics Engineering Group, University of Cantabria, Santander, Spain","institution_ids":["https://openalex.org/I13134134"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101992779","display_name":"Pablo S\u00e1nchez","orcid":"https://orcid.org/0000-0001-7363-5814"},"institutions":[{"id":"https://openalex.org/I13134134","display_name":"Universidad de Cantabria","ror":"https://ror.org/046ffzj20","country_code":"ES","type":"education","lineage":["https://openalex.org/I13134134"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Pablo Sanchez","raw_affiliation_strings":["Microelectronics Engineering Group, University of Cantabria, Santander, Spain"],"affiliations":[{"raw_affiliation_string":"Microelectronics Engineering Group, University of Cantabria, Santander, Spain","institution_ids":["https://openalex.org/I13134134"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5025138641"],"corresponding_institution_ids":["https://openalex.org/I13134134"],"apc_list":null,"apc_paid":null,"fwci":0.3225,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.62998057,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"25","issue":"1","first_page":"127","last_page":"131"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8380017280578613},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7420056462287903},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.6902504563331604},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.5574474930763245},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.5431134104728699},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4999961853027344},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4568858742713928},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.442600280046463},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.4378291368484497},{"id":"https://openalex.org/keywords/code-word","display_name":"Code word","score":0.4122694730758667},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3840109705924988},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17679715156555176}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8380017280578613},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7420056462287903},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.6902504563331604},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.5574474930763245},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.5431134104728699},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4999961853027344},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4568858742713928},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.442600280046463},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.4378291368484497},{"id":"https://openalex.org/C153207627","wikidata":"https://www.wikidata.org/wiki/Q863873","display_name":"Code word","level":3,"score":0.4122694730758667},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3840109705924988},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17679715156555176},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/lcomm.2020.3025223","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lcomm.2020.3025223","pdf_url":null,"source":{"id":"https://openalex.org/S147316732","display_name":"IEEE Communications Letters","issn_l":"1089-7798","issn":["1089-7798","1558-2558","2373-7891"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310316002","host_organization_name":"IEEE Communications Society","host_organization_lineage":["https://openalex.org/P4310316002","https://openalex.org/P4310319808"],"host_organization_lineage_names":["IEEE Communications Society","Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Communications Letters","raw_type":"journal-article"},{"id":"pmh:oai:repositorio.unican.es:10902/20523","is_oa":true,"landing_page_url":"http://hdl.handle.net/10902/20523","pdf_url":"https://repositorio.unican.es/xmlui/bitstream/10902/20523/1/PreSiliconFECDecoding.pdf","source":{"id":"https://openalex.org/S4306400398","display_name":"UCrea (University of Cantabria)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I13134134","host_organization_name":"Universidad de Cantabria","host_organization_lineage":["https://openalex.org/I13134134"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Communications Letters, 2021, 25(1), 127-131","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:repositorio.unican.es:10902/20523","is_oa":true,"landing_page_url":"http://hdl.handle.net/10902/20523","pdf_url":"https://repositorio.unican.es/xmlui/bitstream/10902/20523/1/PreSiliconFECDecoding.pdf","source":{"id":"https://openalex.org/S4306400398","display_name":"UCrea (University of Cantabria)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I13134134","host_organization_name":"Universidad de Cantabria","host_organization_lineage":["https://openalex.org/I13134134"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Communications Letters, 2021, 25(1), 127-131","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4961274481","display_name":null,"funder_award_id":"TEC2017-86722-C4-3-R","funder_id":"https://openalex.org/F4320322930","funder_display_name":"Ministerio de Ciencia e Innovaci\u00f3n"}],"funders":[{"id":"https://openalex.org/F4320322930","display_name":"Ministerio de Ciencia e Innovaci\u00f3n","ror":"https://ror.org/034900433"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3089212530.pdf","grobid_xml":"https://content.openalex.org/works/W3089212530.grobid-xml"},"referenced_works_count":14,"referenced_works":["https://openalex.org/W1970010894","https://openalex.org/W2095595785","https://openalex.org/W2103990891","https://openalex.org/W2104652272","https://openalex.org/W2117106078","https://openalex.org/W2117954347","https://openalex.org/W2139360395","https://openalex.org/W2912422990","https://openalex.org/W3005538120","https://openalex.org/W3139999200","https://openalex.org/W4254277424","https://openalex.org/W4297562996","https://openalex.org/W6836500351","https://openalex.org/W7044433372"],"related_works":["https://openalex.org/W2170071008","https://openalex.org/W2103996454","https://openalex.org/W3029775214","https://openalex.org/W2390650884","https://openalex.org/W2093057572","https://openalex.org/W2129151116","https://openalex.org/W2110651346","https://openalex.org/W2001552871","https://openalex.org/W1974143443","https://openalex.org/W2353557016"],"abstract_inverted_index":{"Forward":[0],"error":[1,85],"correction":[2],"(FEC)":[3],"decoding":[4],"hardware":[5,25,108],"modules":[6],"are":[7,16,52,64],"challenging":[8],"to":[9,31,35,39,68],"verify":[10],"at":[11,19],"pre-silicon":[12],"stage,":[13],"when":[14],"they":[15],"usually":[17],"described":[18],"register-transfer":[20],"(RT)/logic":[21],"level":[22],"with":[23,46,78,148],"a":[24,47,93,145,162],"description":[26],"language":[27],"(HDL).":[28],"They":[29],"tend":[30],"hide":[32],"faults":[33],"due":[34],"their":[36],"inherent":[37],"tendency":[38],"correct":[40],"errors":[41],"and":[42,83,121,157],"the":[43,70,106,113,116,123,128,132,135,159],"required":[44],"simulations":[45],"massive":[48],"insertion":[49],"of":[50,80,112,119,131,137,165],"inputs":[51],"too":[53],"slow.":[54],"In":[55],"this":[56,91],"work,":[57],"two":[58],"verification":[59,124],"techniques":[60],"based":[61],"on":[62,95],"FPGA-prototyping":[63],"applied":[65],"in":[66,105,161],"order":[67],"complement":[69],"mentioned":[71],"simulations:":[72],"golden":[73],"model":[74],"vs":[75],"implementation":[76],"matching":[77],"thousands":[79],"random":[81],"codewords":[82],"codeword/bit":[84],"rate":[86],"(CER/BER)":[87],"curve":[88],"computation.":[89],"For":[90],"purpose,":[92],"system":[94],"chip":[96],"(SoC)":[97],"field-programmable":[98],"gate":[99],"array":[100],"(FPGA)":[101],"is":[102],"used,":[103],"implementing":[104],"programmable":[107],"part":[109,130],"several":[110],"replicas":[111],"decoder":[114],"(exploiting":[115,134],"parallel":[117,126],"capabilities":[118],"hardware)":[120],"managing":[122],"by":[125],"programming":[127],"software":[129],"SoC":[133],"presence":[136],"multiple":[138],"processing":[139],"cores).":[140],"The":[141],"presented":[142],"approach":[143],"allows":[144],"seamless":[146],"integration":[147],"high-level":[149],"models,":[150],"does":[151],"not":[152],"need":[153],"expensive":[154],"testing/emulation":[155],"platforms":[156],"obtains":[158],"results":[160],"reasonable":[163],"amount":[164],"time.":[166]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2020-10-01T00:00:00"}