{"id":"https://openalex.org/W2148228669","doi":"https://doi.org/10.1109/lcn.2003.1243185","title":"A holistic methodology for network processor design","display_name":"A holistic methodology for network processor design","publication_year":2004,"publication_date":"2004-06-22","ids":{"openalex":"https://openalex.org/W2148228669","doi":"https://doi.org/10.1109/lcn.2003.1243185","mag":"2148228669"},"language":"en","primary_location":{"id":"doi:10.1109/lcn.2003.1243185","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lcn.2003.1243185","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"28th Annual IEEE International Conference on Local Computer Networks, 2003. LCN '03. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089439775","display_name":"Olaf Bonorden","orcid":null},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]},{"id":"https://openalex.org/I4210152224","display_name":"Heinz Nixdorf Stiftung","ror":"https://ror.org/04j2tkk21","country_code":"DE","type":"nonprofit","lineage":["https://openalex.org/I4210152224"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"O. Bonorden","raw_affiliation_strings":["Heinz Nixdorf Institute and Institute of Computer Science, University of Paderborn, Germany"],"affiliations":[{"raw_affiliation_string":"Heinz Nixdorf Institute and Institute of Computer Science, University of Paderborn, Germany","institution_ids":["https://openalex.org/I4210152224","https://openalex.org/I206945453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031277466","display_name":"N. Br\u00fcls","orcid":null},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"N. Bruls","raw_affiliation_strings":["Infineon Technologies, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Munich, Germany","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5098172024","display_name":"Uwe Kastens Le","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Uwe Kastens Le","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109961260","display_name":"Friedhelm Meyer auf der Heide","orcid":null},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]},{"id":"https://openalex.org/I4210152224","display_name":"Heinz Nixdorf Stiftung","ror":"https://ror.org/04j2tkk21","country_code":"DE","type":"nonprofit","lineage":["https://openalex.org/I4210152224"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"F. Meyer auf der Heide","raw_affiliation_strings":["Heinz Nixdorf Institute and Institute of Computer Science, University of Paderborn, Germany"],"affiliations":[{"raw_affiliation_string":"Heinz Nixdorf Institute and Institute of Computer Science, University of Paderborn, Germany","institution_ids":["https://openalex.org/I4210152224","https://openalex.org/I206945453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040991151","display_name":"J\u00f6rg Niemann","orcid":"https://orcid.org/0000-0002-6621-1850"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"J. Niemann","raw_affiliation_strings":["Heinz Nixdorf Institute and Institute of Electrical Engineering and Information Technology, University of Paderborn, Germany"],"affiliations":[{"raw_affiliation_string":"Heinz Nixdorf Institute and Institute of Electrical Engineering and Information Technology, University of Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028498307","display_name":"Mario Porrmann","orcid":"https://orcid.org/0000-0003-1005-5753"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"M. Porrmann","raw_affiliation_strings":["Heinz Nixdorf Institute and Institute of Electrical Engineering and Information Technology, University of Paderborn, Germany"],"affiliations":[{"raw_affiliation_string":"Heinz Nixdorf Institute and Institute of Electrical Engineering and Information Technology, University of Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043372144","display_name":"Ulrich R\u00fcckert","orcid":null},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"U. Ruckert","raw_affiliation_strings":["Heinz Nixdorf Institute and Institute of Electrical Engineering and Information Technology, University of Paderborn, Germany"],"affiliations":[{"raw_affiliation_string":"Heinz Nixdorf Institute and Institute of Electrical Engineering and Information Technology, University of Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056644050","display_name":"Adrian Slowik","orcid":null},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"A. Slowik","raw_affiliation_strings":["Institute of Computer Science, University of Paderborn, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Science, University of Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072302299","display_name":"Michael Thies","orcid":"https://orcid.org/0000-0002-8965-7476"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"M. Thies","raw_affiliation_strings":["Institute of Computer Science, University of Paderborn, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Science, University of Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5089439775"],"corresponding_institution_ids":["https://openalex.org/I206945453","https://openalex.org/I4210152224"],"apc_list":null,"apc_paid":null,"fwci":3.487,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.93561213,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":"3","issue":null,"first_page":"583","last_page":"592"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7723128795623779},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.7585716247558594},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.6261346340179443},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.6141804456710815},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.571551501750946},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5696990489959717},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5252553820610046},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.49012336134910583},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48826026916503906},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.42558053135871887},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.3214579224586487},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.23740270733833313},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1524619460105896},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.146540105342865}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7723128795623779},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.7585716247558594},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.6261346340179443},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.6141804456710815},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.571551501750946},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5696990489959717},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5252553820610046},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.49012336134910583},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48826026916503906},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.42558053135871887},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3214579224586487},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.23740270733833313},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1524619460105896},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.146540105342865},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/lcn.2003.1243185","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lcn.2003.1243185","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"28th Annual IEEE International Conference on Local Computer Networks, 2003. LCN '03. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:pub.librecat.org:2286024","is_oa":false,"landing_page_url":"https://pub.uni-bielefeld.de/record/2286024","pdf_url":null,"source":{"id":"https://openalex.org/S4306401671","display_name":"PUB \u2013 Publications at Bielefeld University (Bielefeld University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I20121455","host_organization_name":"Bielefeld University","host_organization_lineage":["https://openalex.org/I20121455"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Bonorden O, Bruls N, Kastens U, et al. A holistic methodology for network processor design. In:  <em>Local Computer Networks, 2003. LCN '03. Proceedings. 28th Annual IEEE International Conference on</em>. 2003: 583-592.","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.550000011920929}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321114","display_name":"Bundesministerium f\u00fcr Bildung und Forschung","ror":"https://ror.org/04pz7b180"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W120460711","https://openalex.org/W1514972944","https://openalex.org/W1517184264","https://openalex.org/W1535490258","https://openalex.org/W1580574716","https://openalex.org/W2007401773","https://openalex.org/W2045271686","https://openalex.org/W2059600865","https://openalex.org/W2077157218","https://openalex.org/W2123184444","https://openalex.org/W2136285318","https://openalex.org/W2142410913","https://openalex.org/W4285719527","https://openalex.org/W6634799689","https://openalex.org/W6665444091"],"related_works":["https://openalex.org/W2022544890","https://openalex.org/W2394097730","https://openalex.org/W2769996735","https://openalex.org/W2260963831","https://openalex.org/W4235249401","https://openalex.org/W1974983535","https://openalex.org/W2122593349","https://openalex.org/W2117274229","https://openalex.org/W2148228669","https://openalex.org/W4385080093"],"abstract_inverted_index":{"The":[0],"GigaNetIC":[1],"project":[2,21],"aims":[3],"to":[4,55,72],"develop":[5],"high-speed":[6],"components":[7,63],"for":[8,42],"networking":[9],"applications":[10],"based":[11],"on":[12],"massively":[13],"parallel":[14],"architectures.":[15],"A":[16],"central":[17],"part":[18],"of":[19,28,59,64,75],"this":[20,35,65],"is":[22],"the":[23,47,51,56,60],"design,":[24],"evaluation,":[25],"and":[26],"realization":[27],"a":[29,39],"parameterizable":[30],"network":[31,43],"processing":[32],"unit.":[33],"In":[34],"paper":[36],"we":[37],"present":[38],"design":[40],"methodology":[41],"processors":[44],"which":[45],"encompasses":[46],"research":[48],"areas":[49],"from":[50],"application":[52],"software":[53],"down":[54],"gate":[57],"level":[58],"chip.":[61],"Key":[62],"holistic":[66],"approach":[67],"have":[68],"been":[69],"successfully":[70],"applied":[71],"characteristic":[73],"examples":[74],"architecture":[76],"refinements.":[77]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}