{"id":"https://openalex.org/W7123617735","doi":"https://doi.org/10.1109/lca.2026.3653809","title":"UniCNet: Unified Cycle-Accurate Simulation for Composable Chiplet Network With Modular Design-Integration Workflow","display_name":"UniCNet: Unified Cycle-Accurate Simulation for Composable Chiplet Network With Modular Design-Integration Workflow","publication_year":2026,"publication_date":"2026-01-01","ids":{"openalex":"https://openalex.org/W7123617735","doi":"https://doi.org/10.1109/lca.2026.3653809"},"language":null,"primary_location":{"id":"doi:10.1109/lca.2026.3653809","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2026.3653809","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Peilin Wang","orcid":"https://orcid.org/0009-0003-6674-6163"},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Peilin Wang","raw_affiliation_strings":["School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5122990774","display_name":"Mingyu Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Mingyu Wang","raw_affiliation_strings":["School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034687144","display_name":"Zhirong Ye","orcid":null},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhirong Ye","raw_affiliation_strings":["School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5122985214","display_name":"Tao Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tao Lu","raw_affiliation_strings":["School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5122969136","display_name":"Zhiyi Yu","orcid":null},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiyi Yu","raw_affiliation_strings":["School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China","institution_ids":["https://openalex.org/I157773358"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I157773358"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05654934,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"25","issue":"1","first_page":"37","last_page":"40"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.3822000026702881,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.3822000026702881,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.22169999778270721,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.1720000058412552,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.7942000031471252},{"id":"https://openalex.org/keywords/workflow","display_name":"Workflow","score":0.6909000277519226},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.6636000275611877},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5268999934196472},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.45410001277923584},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.3953999876976013}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8557999730110168},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.7942000031471252},{"id":"https://openalex.org/C177212765","wikidata":"https://www.wikidata.org/wiki/Q627335","display_name":"Workflow","level":2,"score":0.6909000277519226},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.6636000275611877},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.6118999719619751},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5268999934196472},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.45410001277923584},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40070000290870667},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.3953999876976013},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.3937999904155731},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3314000070095062},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.3208000063896179},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.2874999940395355},{"id":"https://openalex.org/C12269588","wikidata":"https://www.wikidata.org/wiki/Q132364","display_name":"Communications protocol","level":2,"score":0.2856000065803528},{"id":"https://openalex.org/C88482812","wikidata":"https://www.wikidata.org/wiki/Q6453666","display_name":"Modular programming","level":2,"score":0.2849999964237213},{"id":"https://openalex.org/C2776834041","wikidata":"https://www.wikidata.org/wiki/Q25346349","display_name":"Execution model","level":2,"score":0.2597000002861023},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.2558000087738037}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lca.2026.3653809","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2026.3653809","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3040571651","display_name":null,"funder_award_id":"62204271","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G6871751676","display_name":null,"funder_award_id":"92373103","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2118231264","https://openalex.org/W2147657366","https://openalex.org/W2884166449","https://openalex.org/W3092226368","https://openalex.org/W3188178661","https://openalex.org/W3201169122","https://openalex.org/W4244395536","https://openalex.org/W4280644295","https://openalex.org/W4393145479","https://openalex.org/W4399487283","https://openalex.org/W4404294779","https://openalex.org/W4408163976","https://openalex.org/W4410583688","https://openalex.org/W4412038593","https://openalex.org/W4412939760"],"related_works":[],"abstract_inverted_index":{"Composable":[0],"chiplet-based":[1,61],"architectures":[2],"adopt":[3],"a":[4,17,52,76],"two-stage":[5],"design":[6,88],"flow:":[7],"first":[8,103],"chiplet":[9,87,98,105],"design,":[10],"then":[11],"modular":[12,26],"integration,":[13],"while":[14],"still":[15],"presenting":[16],"shared-memory,":[18],"single-OS":[19],"system":[20],"view.":[21],"However,":[22],"the":[23,29,85,102],"heterogeneous":[24],"and":[25,36,54,71,100,130],"nature":[27],"of":[28],"resulting":[30],"network":[31,56],"may":[32],"introduce":[33,50],"performance":[34],"inefficiencies":[35],"functional":[37],"correctness":[38],"issues,":[39],"calling":[40],"for":[41,59],"an":[42],"advanced":[43],"simulation":[44],"tool.":[45],"In":[46],"this":[47],"paper,":[48],"we":[49],"UniCNet,":[51],"unified":[53,72],"cycle-accurate":[55],"simulator":[57],"designed":[58],"composable":[60,86,97],"architectures,":[62],"which":[63],"is":[64],"open-sourced.":[65],"To":[66],"achieve":[67],"both":[68],"accurate":[69],"modeling":[70],"simulation,":[73,113],"UniCNet":[74,109,126],"employs":[75],"<italic":[77],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[78],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">design-integration</i>":[79],"workflow":[80],"that":[81],"closely":[82],"aligns":[83],"with":[84,119],"flow.":[89],"It":[90],"supports":[91,111],"several":[92,135],"key":[93],"features":[94],"oriented":[95],"towards":[96],"scenarios":[99],"introduces":[101],"cycle-level":[104],"protocol":[106],"interface":[107],"model.":[108],"further":[110],"multi-threaded":[112],"achieving":[114],"up":[115],"to":[116],"4\u00d7":[117],"speedup":[118],"no":[120],"cycle":[121],"accuracy":[122],"loss.":[123],"We":[124],"validate":[125],"against":[127],"RTL":[128],"models":[129],"demonstrate":[131],"its":[132],"utility":[133],"via":[134],"case":[136],"studies.":[137]},"counts_by_year":[],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2026-01-14T00:00:00"}