{"id":"https://openalex.org/W4406892345","doi":"https://doi.org/10.1109/lca.2025.3534831","title":"Hardware-Accelerated Kernel-Space Memory Compression Using Intel QAT","display_name":"Hardware-Accelerated Kernel-Space Memory Compression Using Intel QAT","publication_year":2025,"publication_date":"2025-01-01","ids":{"openalex":"https://openalex.org/W4406892345","doi":"https://doi.org/10.1109/lca.2025.3534831"},"language":"en","primary_location":{"id":"doi:10.1109/lca.2025.3534831","is_oa":true,"landing_page_url":"https://doi.org/10.1109/lca.2025.3534831","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1109/lca.2025.3534831","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Qirong Xia","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Qirong Xia","raw_affiliation_strings":["University of Illinois Urbana-Champaign, Urbana, IL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Illinois Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059787309","display_name":"Houxiang Ji","orcid":"https://orcid.org/0009-0008-8402-0127"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Houxiang Ji","raw_affiliation_strings":["University of Illinois Urbana-Champaign, Urbana, IL, USA"],"raw_orcid":"https://orcid.org/0009-0008-8402-0127","affiliations":[{"raw_affiliation_string":"University of Illinois Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Yang Zhou","orcid":"https://orcid.org/0009-0001-7531-3365"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yang Zhou","raw_affiliation_strings":["University of Illinois Urbana-Champaign, Urbana, IL, USA"],"raw_orcid":"https://orcid.org/0009-0001-7531-3365","affiliations":[{"raw_affiliation_string":"University of Illinois Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037648751","display_name":"Nam Sung Kim","orcid":"https://orcid.org/0000-0002-0442-5634"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nam Sung Kim","raw_affiliation_strings":["University of Illinois Urbana-Champaign, Urbana, IL, USA"],"raw_orcid":"https://orcid.org/0000-0002-0442-5634","affiliations":[{"raw_affiliation_string":"University of Illinois Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I157725225"],"apc_list":null,"apc_paid":null,"fwci":2.754,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.86655684,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":97},"biblio":{"volume":"24","issue":"1","first_page":"57","last_page":"60"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9767000079154968,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9767000079154968,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9735999703407288,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9437999725341797,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7744503021240234},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.5986334681510925},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5752213001251221},{"id":"https://openalex.org/keywords/compression","display_name":"Compression (physics)","score":0.533964216709137},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.502528190612793},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4598655700683594},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45125991106033325},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4035980701446533},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3998391032218933},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.34347033500671387},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.29868292808532715},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.13771724700927734}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7744503021240234},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.5986334681510925},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5752213001251221},{"id":"https://openalex.org/C180016635","wikidata":"https://www.wikidata.org/wiki/Q2712821","display_name":"Compression (physics)","level":2,"score":0.533964216709137},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.502528190612793},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4598655700683594},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45125991106033325},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4035980701446533},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3998391032218933},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.34347033500671387},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.29868292808532715},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.13771724700927734},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lca.2025.3534831","is_oa":true,"landing_page_url":"https://doi.org/10.1109/lca.2025.3534831","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/lca.2025.3534831","is_oa":true,"landing_page_url":"https://doi.org/10.1109/lca.2025.3534831","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.8100000023841858,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1985229168","https://openalex.org/W1986440187","https://openalex.org/W2774409802"],"related_works":["https://openalex.org/W1493568480","https://openalex.org/W4385967523","https://openalex.org/W2995727521","https://openalex.org/W2380708104","https://openalex.org/W3040157893","https://openalex.org/W3034355957","https://openalex.org/W4285161832","https://openalex.org/W4388208402","https://openalex.org/W2612632602","https://openalex.org/W2321805087"],"abstract_inverted_index":{"Data":[0],"compression":[1,32,45],"has":[2,50],"been":[3],"widely":[4],"used":[5],"by":[6,158],"datacenters":[7],"to":[8,35,116,175],"decrease":[9],"the":[10,15,22,26,36,66,70,84,123,141,149,171],"consumption":[11],"of":[12,69,83,125,132,143,152,162,178],"not":[13,168],"only":[14],"memory":[16,102],"and":[17,77,120],"storage":[18],"capacity":[19],"but":[20],"also":[21],"interconnect":[23],"bandwidth.":[24],"Nonetheless,":[25],"CPU":[27],"cycles":[28],"consumed":[29],"for":[30,47,96,108],"data":[31,44],"notably":[33,169],"contribute":[34],"overall":[37],"datacenter":[38],"taxes.":[39],"To":[40],"provide":[41],"a":[42,55,93,100,153],"cost-efficient":[43],"capability":[46],"datacenters,":[48],"Intel":[49],"introduced":[51],"QuickAssist":[52],"Technology":[53],"(QAT),":[54],"PCIe-attached":[56],"data-compression":[57],"accelerator.":[58,90],"In":[59],"this":[60],"work,":[61],"we":[62,98],"first":[63],"comprehensively":[64],"evaluate":[65],"compression/decompression":[67],"performance":[68,124],"latest":[71],"<italic":[72,86],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[73,87,112,128,135,146,165,180],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">on-chip</i>":[74],"QAT":[75,89,118],"accelerator":[76],"then":[78,121],"compare":[79,122],"it":[80,115],"with":[81,130],"that":[82,131,140,161],"previous-generation":[85],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">off-chip</i>":[88],"Subsequently,":[91],"as":[92],"compelling":[94],"application":[95],"QAT,":[97],"take":[99],"Linux":[101],"optimization":[103],"kernel":[104],"feature:":[105],"compressed":[106],"cache":[107],"swap":[109],"pages":[110],"(<monospace":[111],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">zswap</monospace>),":[113],"re-implement":[114],"use":[117],"efficiently,":[119],"QAT-based":[126,163],"<monospace":[127,134,145,164,179],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">zswap</monospace>":[129,147,166],"CPU-based":[133,144],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">zswap</monospace>.":[136,181],"Our":[137],"evaluation":[138],"shows":[139],"deployment":[142,177],"increases":[148],"tail":[150,172],"latency":[151,173],"co-running":[154],"latency-sensitive":[155],"application,":[156],"Redis":[157],"3.2-12.1\u00d7,":[159],"while":[160],"does":[167],"increase":[170],"compared":[174],"no":[176]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1}],"updated_date":"2025-12-21T01:58:51.020947","created_date":"2025-10-10T00:00:00"}