{"id":"https://openalex.org/W4402209520","doi":"https://doi.org/10.1109/lca.2024.3454490","title":"Efficient Implementation of Knuth Yao Sampler on Reconfigurable Hardware","display_name":"Efficient Implementation of Knuth Yao Sampler on Reconfigurable Hardware","publication_year":2024,"publication_date":"2024-07-01","ids":{"openalex":"https://openalex.org/W4402209520","doi":"https://doi.org/10.1109/lca.2024.3454490"},"language":"en","primary_location":{"id":"doi:10.1109/lca.2024.3454490","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2024.3454490","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036811610","display_name":"Paresh Baidya","orcid":"https://orcid.org/0009-0009-2647-4961"},"institutions":[{"id":"https://openalex.org/I187761245","display_name":"National Institute of Technology Jamshedpur","ror":"https://ror.org/01sebzx27","country_code":"IN","type":"education","lineage":["https://openalex.org/I187761245"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Paresh Baidya","raw_affiliation_strings":["Department of Mathematics, National Institute of Technology, Jamshedpur, Jharkhand, India","Department of Mathematics, National Institute of Technology, Jamshedpur"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Mathematics, National Institute of Technology, Jamshedpur, Jharkhand, India","institution_ids":["https://openalex.org/I187761245"]},{"raw_affiliation_string":"Department of Mathematics, National Institute of Technology, Jamshedpur","institution_ids":["https://openalex.org/I187761245"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025688547","display_name":"Rourab Paul","orcid":"https://orcid.org/0000-0001-5322-281X"},"institutions":[{"id":"https://openalex.org/I193073490","display_name":"Siksha O Anusandhan University","ror":"https://ror.org/056ep7w45","country_code":"IN","type":"education","lineage":["https://openalex.org/I193073490"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rourab Paul","raw_affiliation_strings":["Department of Computer Science, Engineering, Siksha ‘O’ Anusandhan Deemed to be University, Bhubaneswar, Odisha, India","Department of Computer Science, Engineering, Siksha ’O’ Anusandhan Deemed to be University, Bhubaneswar"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Engineering, Siksha ‘O’ Anusandhan Deemed to be University, Bhubaneswar, Odisha, India","institution_ids":["https://openalex.org/I193073490"]},{"raw_affiliation_string":"Department of Computer Science, Engineering, Siksha ’O’ Anusandhan Deemed to be University, Bhubaneswar","institution_ids":["https://openalex.org/I193073490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101436820","display_name":"Swagata Mandal","orcid":"https://orcid.org/0000-0002-0534-3083"},"institutions":[{"id":"https://openalex.org/I2801424531","display_name":"Government of West Bengal","ror":"https://ror.org/044jr0f96","country_code":"IN","type":"government","lineage":["https://openalex.org/I2801424531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Swagata Mandal","raw_affiliation_strings":["Department of Electronics, Communication Engineering, Jalpaiguri Government Engineering College, Jalpaiguri, West Bengal, India","Department of Electronics, Communication EngineeringJalpaiguri Government Engineering College"],"raw_orcid":"https://orcid.org/0000-0002-0534-3083","affiliations":[{"raw_affiliation_string":"Department of Electronics, Communication Engineering, Jalpaiguri Government Engineering College, Jalpaiguri, West Bengal, India","institution_ids":["https://openalex.org/I2801424531"]},{"raw_affiliation_string":"Department of Electronics, Communication EngineeringJalpaiguri Government Engineering College","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039022884","display_name":"Sumit Kumar Debnath","orcid":"https://orcid.org/0000-0001-6374-1410"},"institutions":[{"id":"https://openalex.org/I187761245","display_name":"National Institute of Technology Jamshedpur","ror":"https://ror.org/01sebzx27","country_code":"IN","type":"education","lineage":["https://openalex.org/I187761245"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sumit Kumar Debnath","raw_affiliation_strings":["Department of Mathematics, National Institute of Technology, Jamshedpur, Jharkhand, India","Department of Mathematics, National Institute of Technology, Jamshedpur"],"raw_orcid":"https://orcid.org/0000-0001-6374-1410","affiliations":[{"raw_affiliation_string":"Department of Mathematics, National Institute of Technology, Jamshedpur, Jharkhand, India","institution_ids":["https://openalex.org/I187761245"]},{"raw_affiliation_string":"Department of Mathematics, National Institute of Technology, Jamshedpur","institution_ids":["https://openalex.org/I187761245"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1348523,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"23","issue":"2","first_page":"195","last_page":"198"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9915000200271606,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9589999914169312,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7663896083831787},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4630318880081177},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4009023606777191},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3985728621482849},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39461416006088257},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35995298624038696}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7663896083831787},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4630318880081177},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4009023606777191},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3985728621482849},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39461416006088257},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35995298624038696}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lca.2024.3454490","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2024.3454490","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W151792660","https://openalex.org/W1014461153","https://openalex.org/W2038619601","https://openalex.org/W2113992957","https://openalex.org/W2168676717","https://openalex.org/W2212436842","https://openalex.org/W2563052397","https://openalex.org/W2762340727","https://openalex.org/W2900370870","https://openalex.org/W3029097307","https://openalex.org/W3035749312","https://openalex.org/W4225986329","https://openalex.org/W4310502217","https://openalex.org/W4312377306"],"related_works":["https://openalex.org/W2115140794","https://openalex.org/W2041120224","https://openalex.org/W1504320321","https://openalex.org/W2067902980","https://openalex.org/W2548529098","https://openalex.org/W4231937131","https://openalex.org/W4312275919","https://openalex.org/W323219885","https://openalex.org/W2063928587","https://openalex.org/W2338293335"],"abstract_inverted_index":{"Lattice-based":[0,55,96],"cryptography":[1,63],"offers":[2],"a":[3,21,47,89],"promising":[4],"alternative":[5],"to":[6,11,70,151],"traditional":[7],"cryptographic":[8,26,97],"schemes":[9],"due":[10],"its":[12],"resistance":[13],"against":[14],"quantum":[15],"attacks.":[16],"Discrete":[17],"Gaussian":[18,51],"sampling":[19,52,128],"plays":[20],"crucial":[22],"role":[23],"in":[24,54,158],"lattice-based":[25],"algorithms":[27],"such":[28],"as":[29],"Ring":[30],"Learning":[31],"with":[32],"error":[33],"(R-LWE)":[34],"for":[35,92],"generating":[36],"the":[37,40,58,71,93,118,124,127,144,152,156],"coefficient":[38],"of":[39,73,95,105,126],"polynomials.":[41],"The":[42,130],"Knuth":[43,106],"Yao":[44,107],"Sampler":[45,108],"is":[46,112],"widely":[48],"used":[49],"discrete":[50],"technique":[53],"cryptography.":[56],"On":[57],"other":[59],"hand,":[60],"Lattice":[61],"based":[62,84],"involves":[64],"resource":[65,119],"intensive":[66],"complex":[67],"computation.":[68],"Due":[69],"presence":[72],"inherent":[74],"parallelism,":[75],"on":[76,109],"field":[77],"programmability":[78],"Field":[79],"Programmable":[80],"Gate":[81],"Array":[82],"(FPGA)":[83],"reconfigurable":[85,110],"hardware":[86,111],"can":[87],"be":[88],"good":[90],"platform":[91],"implementation":[94,104],"algorithms.":[98],"In":[99],"this":[100],"work,":[101],"an":[102],"efficient":[103],"proposed":[113,131,154],"that":[114],"not":[115],"only":[116],"reduces":[117,133],"utilization":[120],"but":[121],"also":[122],"enhances":[123,143],"speed":[125,145],"operation.":[129],"method":[132,153],"look":[134],"up":[135],"table":[136],"(LUT)":[137],"requirement":[138],"by":[139,146,155],"almost":[140,147],"29%":[141],"and":[142],"17":[148],"times":[149],"compared":[150],"authors":[157],"(Sinha":[159],"Roy":[160],"et":[161],"al.,":[162],"2014).":[163]},"counts_by_year":[],"updated_date":"2025-12-27T23:08:20.325037","created_date":"2025-10-10T00:00:00"}