{"id":"https://openalex.org/W4394698765","doi":"https://doi.org/10.1109/lca.2024.3386734","title":"GATe: Streamlining Memory Access and Communication to Accelerate Graph Attention Network With Near-Memory Processing","display_name":"GATe: Streamlining Memory Access and Communication to Accelerate Graph Attention Network With Near-Memory Processing","publication_year":2024,"publication_date":"2024-01-01","ids":{"openalex":"https://openalex.org/W4394698765","doi":"https://doi.org/10.1109/lca.2024.3386734"},"language":"en","primary_location":{"id":"doi:10.1109/lca.2024.3386734","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2024.3386734","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020055336","display_name":"Shiyan Yi","orcid":"https://orcid.org/0000-0002-0744-358X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shiyan Yi","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-0744-358X","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016867130","display_name":"Yudi Qiu","orcid":"https://orcid.org/0000-0001-6770-3681"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yudi Qiu","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0001-6770-3681","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054730030","display_name":"Lingfei Lu","orcid":"https://orcid.org/0009-0006-6416-6474"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lingfei Lu","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0006-6416-6474","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044457377","display_name":"Guohao Xu","orcid":"https://orcid.org/0009-0009-3436-5298"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guohao Xu","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0009-3436-5298","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101936489","display_name":"Yong Gong","orcid":"https://orcid.org/0000-0001-7059-1174"},"institutions":[{"id":"https://openalex.org/I4210130112","display_name":"China Academy of Information and Communications Technology","ror":"https://ror.org/038dte259","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210130112","https://openalex.org/I890469752"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yong Gong","raw_affiliation_strings":["China Nanhu Academy of Electronics and Information Technology, Jiaxing, China"],"raw_orcid":"https://orcid.org/0000-0001-7059-1174","affiliations":[{"raw_affiliation_string":"China Nanhu Academy of Electronics and Information Technology, Jiaxing, China","institution_ids":["https://openalex.org/I4210130112"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100656792","display_name":"Xiaoyang Zeng","orcid":"https://orcid.org/0000-0003-3986-137X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyang Zeng","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0003-3986-137X","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085004179","display_name":"Yibo Fan","orcid":"https://orcid.org/0000-0003-2523-8261"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yibo Fan","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0003-2523-8261","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2778,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.57819104,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":"23","issue":"1","first_page":"87","last_page":"90"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11273","display_name":"Advanced Graph Neural Networks","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11273","display_name":"Advanced Graph Neural Networks","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8241734504699707},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.56195068359375},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4266071021556854},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.42417043447494507},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3430992364883423},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.32335424423217773},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.29692357778549194},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20014360547065735},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.15419593453407288}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8241734504699707},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.56195068359375},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4266071021556854},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.42417043447494507},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3430992364883423},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.32335424423217773},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.29692357778549194},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20014360547065735},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.15419593453407288}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lca.2024.3386734","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2024.3386734","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W2002555321","https://openalex.org/W2464177207","https://openalex.org/W3006586535","https://openalex.org/W3043023836","https://openalex.org/W3080555959","https://openalex.org/W4282011755","https://openalex.org/W4286795917","https://openalex.org/W4297733535","https://openalex.org/W4312561048","https://openalex.org/W4318328413","https://openalex.org/W4379622897","https://openalex.org/W4385885086","https://openalex.org/W4387789707","https://openalex.org/W6719768283","https://openalex.org/W6781932242","https://openalex.org/W6797464607"],"related_works":["https://openalex.org/W2111375262","https://openalex.org/W2317728013","https://openalex.org/W1991205173","https://openalex.org/W2109048960","https://openalex.org/W2741481635","https://openalex.org/W2338537463","https://openalex.org/W2183644707","https://openalex.org/W2038165453","https://openalex.org/W1885824365","https://openalex.org/W1595657826"],"abstract_inverted_index":{"Graph":[0],"Attention":[1],"Network":[2],"(GAT)":[3],"has":[4,32],"gained":[5],"widespread":[6],"adoption":[7],"thanks":[8],"to":[9,38,105,115,140,146],"its":[10],"exceptional":[11],"performance.":[12],"The":[13],"critical":[14],"components":[15],"of":[16,77,138],"a":[17,65,121],"GAT":[18,69],"model":[19],"involve":[20],"aggregation":[21,90,98],"and":[22,67,89,97,110,142,151],"attention,":[23],"which":[24],"cause":[25],"numerous":[26],"main-memory":[27],"access.":[28],"Recently,":[29],"much":[30],"research":[31],"proposed":[33],"near-memory":[34],"processing":[35],"(NMP)":[36],"architectures":[37,53],"accelerate":[39],"aggregation.":[40],"However,":[41],"graph":[42],"attention":[43,88,96],"requires":[44],"additional":[45],"operations":[46],"distinct":[47],"from":[48],"aggregation,":[49],"making":[50],"previous":[51],"NMP":[52,72,148],"less":[54],"suitable":[55],"for":[56],"supporting":[57],"GAT.":[58],"In":[59,94],"this":[60,80],"paper,":[61],"we":[62,100,119],"propose":[63],"GATe,":[64],"practical":[66],"efficient":[68],"accelerator":[70],"with":[71],"architecture.":[73],"To":[74],"the":[75,82,95,112,127],"best":[76],"our":[78,133],"knowledge,":[79],"is":[81],"first":[83],"time":[84],"that":[85,125,132],"accelerates":[86],"both":[87],"computation":[91,113],"on":[92],"DIMM.":[93],"phases,":[99],"unify":[101],"feature":[102],"vector":[103],"access":[104],"reduce":[106,116],"repetitive":[107],"memory":[108],"accesses":[109],"refine":[111],"flow":[114],"communication.":[117],"Furthermore,":[118],"introduce":[120],"novel":[122],"sharding":[123],"method":[124],"enhances":[126],"data":[128],"reusability.":[129],"Experiments":[130],"show":[131],"work":[134],"achieves":[135],"substantial":[136],"speedup":[137],"up":[139],"6.77\u00d7":[141],"2.46\u00d7,":[143],"respectively,":[144],"compared":[145],"state-of-the-art":[147],"works":[149],"GNNear":[150],"GraNDe.":[152]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}