{"id":"https://openalex.org/W4389584391","doi":"https://doi.org/10.1109/lca.2023.3341389","title":"Supporting a Virtual Vector Instruction Set on a Commercial Compute-in-SRAM Accelerator","display_name":"Supporting a Virtual Vector Instruction Set on a Commercial Compute-in-SRAM Accelerator","publication_year":2023,"publication_date":"2023-12-11","ids":{"openalex":"https://openalex.org/W4389584391","doi":"https://doi.org/10.1109/lca.2023.3341389"},"language":"en","primary_location":{"id":"doi:10.1109/lca.2023.3341389","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2023.3341389","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065082293","display_name":"Courtney Golden","orcid":"https://orcid.org/0009-0009-8874-7873"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Courtney Golden","raw_affiliation_strings":["School of Electrical and Computer Engineering, Cornell University, Ithaca, NY, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Cornell University, Ithaca, NY, USA","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5093469852","display_name":"Dan Ilan","orcid":"https://orcid.org/0000-0002-8768-2985"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dan Ilan","raw_affiliation_strings":["GSI Technology Inc., Tel Aviv, Israel"],"affiliations":[{"raw_affiliation_string":"GSI Technology Inc., Tel Aviv, Israel","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101517099","display_name":"Caroline Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Caroline Huang","raw_affiliation_strings":["School of Electrical and Computer Engineering, Cornell University, Ithaca, NY, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Cornell University, Ithaca, NY, USA","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059293268","display_name":"Niansong Zhang","orcid":"https://orcid.org/0000-0002-2850-0176"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Niansong Zhang","raw_affiliation_strings":["School of Electrical and Computer Engineering, Cornell University, Ithaca, NY, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Cornell University, Ithaca, NY, USA","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037210004","display_name":"Zhiru Zhang","orcid":"https://orcid.org/0000-0002-0778-0308"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhiru Zhang","raw_affiliation_strings":["School of Electrical and Computer Engineering, Cornell University, Ithaca, NY, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Cornell University, Ithaca, NY, USA","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091660287","display_name":"Christopher Batten","orcid":"https://orcid.org/0000-0002-2835-667X"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Christopher Batten","raw_affiliation_strings":["School of Electrical and Computer Engineering, Cornell University, Ithaca, NY, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Cornell University, Ithaca, NY, USA","institution_ids":["https://openalex.org/I205783295"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5065082293"],"corresponding_institution_ids":["https://openalex.org/I205783295"],"apc_list":null,"apc_paid":null,"fwci":1.5125,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.82691422,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":"23","issue":"1","first_page":"29","last_page":"32"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8563941121101379},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.6270483732223511},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5630666017532349},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5624313950538635},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5343866348266602},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.5264133810997009},{"id":"https://openalex.org/keywords/microcode","display_name":"Microcode","score":0.5179306864738464},{"id":"https://openalex.org/keywords/application-specific-instruction-set-processor","display_name":"Application-specific instruction-set processor","score":0.4877046048641205},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4860287308692932},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.4462067186832428},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4425828456878662},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.316051721572876},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2776135504245758},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.19582661986351013}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8563941121101379},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.6270483732223511},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5630666017532349},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5624313950538635},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5343866348266602},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.5264133810997009},{"id":"https://openalex.org/C22174128","wikidata":"https://www.wikidata.org/wiki/Q175869","display_name":"Microcode","level":2,"score":0.5179306864738464},{"id":"https://openalex.org/C201736964","wikidata":"https://www.wikidata.org/wiki/Q621583","display_name":"Application-specific instruction-set processor","level":3,"score":0.4877046048641205},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4860287308692932},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.4462067186832428},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4425828456878662},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.316051721572876},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2776135504245758},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.19582661986351013},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lca.2023.3341389","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2023.3341389","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2331783522","https://openalex.org/W2613569094","https://openalex.org/W2801000640","https://openalex.org/W2920866490","https://openalex.org/W2971888105","https://openalex.org/W2976137532","https://openalex.org/W3159441626","https://openalex.org/W4293241660","https://openalex.org/W4360831845","https://openalex.org/W4386763993","https://openalex.org/W6763693663"],"related_works":["https://openalex.org/W2047885859","https://openalex.org/W2036206036","https://openalex.org/W2189543321","https://openalex.org/W2551798393","https://openalex.org/W3002622661","https://openalex.org/W2131395890","https://openalex.org/W2031976241","https://openalex.org/W1861742280","https://openalex.org/W2125485192","https://openalex.org/W1574275277"],"abstract_inverted_index":{"Recent":[0],"work":[1,36,102],"has":[2,40],"explored":[3],"compute-in-SRAM":[4,33,112],"as":[5],"a":[6,61,71,104],"promising":[7],"approach":[8],"to":[9,27,95],"overcome":[10],"the":[11,30,57,67,78],"traditional":[12],"processor-memory":[13],"performance":[14,97],"gap.":[15],"The":[16],"recently":[17,79],"released":[18],"Associative":[19],"Processing":[20],"Unit":[21],"(APU)":[22],"from":[23],"GSI":[24],"Technology":[25],"is,":[26],"our":[28],"knowledge,":[29],"first":[31,105],"commercial":[32],"accelerator.":[34],"Prior":[35],"on":[37,42,66,77,110],"this":[38,53],"platform":[39],"focused":[41],"domain-specific":[43,111],"acceleration":[44],"using":[45],"direct":[46],"microcode":[47],"programming":[48],"and/or":[49],"specialized":[50],"libraries.":[51],"In":[52],"letter,":[54],"we":[55],"demonstrate":[56],"potential":[58],"for":[59],"supporting":[60],"more":[62],"general-purpose":[63,108],"vector":[64,73],"abstraction":[65],"APU.":[68],"We":[69],"implement":[70],"virtual":[72],"instruction":[74,88,93],"set":[75],"based":[76],"proposed":[80],"RISC-V":[81],"Vector":[82],"(RVV)":[83],"extensions,":[84],"analyze":[85],"tradeoffs":[86],"in":[87],"implementations,":[89],"and":[90,99],"perform":[91],"detailed":[92],"microbenchmarking":[94],"identify":[96],"benefits":[98],"overheads.":[100],"This":[101],"is":[103],"step":[106],"towards":[107],"computing":[109],"accelerators.":[113]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}