{"id":"https://openalex.org/W4388838049","doi":"https://doi.org/10.1109/lca.2023.3334989","title":"Redundant Array of Independent Memory Devices","display_name":"Redundant Array of Independent Memory Devices","publication_year":2023,"publication_date":"2023-07-01","ids":{"openalex":"https://openalex.org/W4388838049","doi":"https://doi.org/10.1109/lca.2023.3334989"},"language":"en","primary_location":{"id":"doi:10.1109/lca.2023.3334989","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2023.3334989","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016789537","display_name":"Peiyun Wu","orcid":"https://orcid.org/0000-0001-5675-6454"},"institutions":[{"id":"https://openalex.org/I39422238","display_name":"University of Illinois Chicago","ror":"https://ror.org/02mpq6x41","country_code":"US","type":"education","lineage":["https://openalex.org/I39422238"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peiyun Wu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois at Chicago, Chicago, IL, USA"],"raw_orcid":"https://orcid.org/0000-0001-5675-6454","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois at Chicago, Chicago, IL, USA","institution_ids":["https://openalex.org/I39422238"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101826439","display_name":"Trung Thanh Le","orcid":"https://orcid.org/0000-0001-7686-4508"},"institutions":[{"id":"https://openalex.org/I39422238","display_name":"University of Illinois Chicago","ror":"https://ror.org/02mpq6x41","country_code":"US","type":"education","lineage":["https://openalex.org/I39422238"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Trung Le","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois at Chicago, Chicago, IL, USA"],"raw_orcid":"https://orcid.org/0000-0001-7686-4508","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois at Chicago, Chicago, IL, USA","institution_ids":["https://openalex.org/I39422238"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101455512","display_name":"Zhichun Zhu","orcid":"https://orcid.org/0000-0002-7928-9024"},"institutions":[{"id":"https://openalex.org/I39422238","display_name":"University of Illinois Chicago","ror":"https://ror.org/02mpq6x41","country_code":"US","type":"education","lineage":["https://openalex.org/I39422238"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhichun Zhu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois at Chicago, Chicago, IL, USA"],"raw_orcid":"https://orcid.org/0000-0002-7928-9024","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois at Chicago, Chicago, IL, USA","institution_ids":["https://openalex.org/I39422238"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100423015","display_name":"Zhao Zhang","orcid":"https://orcid.org/0000-0002-2526-1712"},"institutions":[{"id":"https://openalex.org/I39422238","display_name":"University of Illinois Chicago","ror":"https://ror.org/02mpq6x41","country_code":"US","type":"education","lineage":["https://openalex.org/I39422238"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhao Zhang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois at Chicago, Chicago, IL, USA"],"raw_orcid":"https://orcid.org/0000-0002-2526-1712","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois at Chicago, Chicago, IL, USA","institution_ids":["https://openalex.org/I39422238"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17095057,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"22","issue":"2","first_page":"181","last_page":"184"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8441432118415833},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.8054609894752502},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.7700721025466919},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.678745448589325},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.6008689403533936},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.5913471579551697},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5035123229026794},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.4966333508491516},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.49401265382766724},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.48479026556015015},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4827536940574646},{"id":"https://openalex.org/keywords/memory-protection","display_name":"Memory protection","score":0.4551439881324768},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4486626386642456},{"id":"https://openalex.org/keywords/conventional-memory","display_name":"Conventional memory","score":0.44098666310310364},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.4387274384498596},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.43489861488342285},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.41811349987983704},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.4027164578437805},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3885788321495056},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20454451441764832},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.06868362426757812}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8441432118415833},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.8054609894752502},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.7700721025466919},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.678745448589325},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.6008689403533936},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.5913471579551697},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5035123229026794},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.4966333508491516},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.49401265382766724},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.48479026556015015},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4827536940574646},{"id":"https://openalex.org/C18131444","wikidata":"https://www.wikidata.org/wiki/Q163585","display_name":"Memory protection","level":5,"score":0.4551439881324768},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4486626386642456},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.44098666310310364},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.4387274384498596},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.43489861488342285},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.41811349987983704},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.4027164578437805},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3885788321495056},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20454451441764832},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.06868362426757812},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lca.2023.3334989","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2023.3334989","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G5689591694","display_name":null,"funder_award_id":"CCF-1643271","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G7199509180","display_name":null,"funder_award_id":"CCF-1618104","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1504660457","https://openalex.org/W2033007538","https://openalex.org/W2056416836","https://openalex.org/W2089344916","https://openalex.org/W2129513794","https://openalex.org/W2234482445","https://openalex.org/W2626846295","https://openalex.org/W3191818407","https://openalex.org/W4248072170","https://openalex.org/W4248895726","https://openalex.org/W4253086812","https://openalex.org/W6630323359"],"related_works":["https://openalex.org/W2753615087","https://openalex.org/W3048967625","https://openalex.org/W4243618206","https://openalex.org/W2138825797","https://openalex.org/W4243333834","https://openalex.org/W4248614727","https://openalex.org/W4386793373","https://openalex.org/W2296275612","https://openalex.org/W2140386982","https://openalex.org/W2045451527"],"abstract_inverted_index":{"DRAM":[0],"memory":[1,25,35,41,47,66,99,114],"reliability":[2],"is":[3],"increasingly":[4],"a":[5,45,106],"concern":[6],"as":[7,38],"recent":[8],"studies":[9],"found.":[10],"In":[11,31],"this":[12,32],"paper,":[13],"we":[14],"propose":[15],"RAIMD":[16,78,96],"(Redundant":[17],"Array":[18],"of":[19,64,73,110],"Independent":[20],"Memory":[21],"Devices),":[22],"an":[23,39],"energy-efficient":[24],"organization":[26],"with":[27,87,105],"RAID-like":[28],"error":[29,52,55,81],"protection.":[30],"organization,":[33],"each":[34],"device":[36,67],"works":[37],"independent":[40],"module":[42],"to":[43,50,68,84],"serve":[44],"whole":[46],"request":[48],"and":[49,54],"support":[51],"detection":[53],"recovery.":[56],"It":[57],"relies":[58],"on":[59,103,112],"the":[60,70],"high":[61],"data":[62,75],"rate":[63],"modern":[65],"minimize":[69],"performance":[71,108],"impact":[72],"increased":[74],"transfer":[76],"time.":[77],"provides":[79],"chip-level":[80],"protection":[82],"similar":[83],"ChipKill":[85],"but":[86],"significant":[88],"energy":[89,100],"savings.":[90],"Our":[91],"simulation":[92],"results":[93],"indicate":[94],"that":[95],"can":[97],"save":[98],"by":[101],"26.3%":[102],"average":[104],"small":[107],"overhead":[109],"5.3%":[111],"DDR5-4800":[113],"systems":[115],"for":[116],"SPEC2017":[117],"multi-core":[118],"workloads.":[119]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}