{"id":"https://openalex.org/W4388757726","doi":"https://doi.org/10.1109/lca.2023.3333759","title":"Ramulator 2.0: A Modern, Modular, and Extensible DRAM Simulator","display_name":"Ramulator 2.0: A Modern, Modular, and Extensible DRAM Simulator","publication_year":2023,"publication_date":"2023-11-17","ids":{"openalex":"https://openalex.org/W4388757726","doi":"https://doi.org/10.1109/lca.2023.3333759"},"language":"en","primary_location":{"id":"doi:10.1109/lca.2023.3333759","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2023.3333759","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070892312","display_name":"Haocong Luo","orcid":"https://orcid.org/0009-0009-0849-8724"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Haocong Luo","raw_affiliation_strings":["ETH Z&#x00FC;rich, Z&#x00FC;rich, Switzerland"],"raw_orcid":"https://orcid.org/0009-0009-0849-8724","affiliations":[{"raw_affiliation_string":"ETH Z&#x00FC;rich, Z&#x00FC;rich, Switzerland","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090229323","display_name":"Yahya Can Tu\u011frul","orcid":"https://orcid.org/0009-0002-9291-3626"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yahya Can Tu\u011frul","raw_affiliation_strings":["ETH Z&#x00FC;rich, Z&#x00FC;rich, Switzerland"],"raw_orcid":"https://orcid.org/0009-0002-9291-3626","affiliations":[{"raw_affiliation_string":"ETH Z&#x00FC;rich, Z&#x00FC;rich, Switzerland","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012402623","display_name":"F. Nisa Bostanc\u0131","orcid":"https://orcid.org/0000-0002-2718-0297"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"F. Nisa Bostanc\u0131","raw_affiliation_strings":["ETH Z&#x00FC;rich, Z&#x00FC;rich, Switzerland"],"raw_orcid":"https://orcid.org/0000-0002-2718-0297","affiliations":[{"raw_affiliation_string":"ETH Z&#x00FC;rich, Z&#x00FC;rich, Switzerland","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056716458","display_name":"Ataberk Olgun","orcid":"https://orcid.org/0000-0001-5333-5726"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ataberk Olgun","raw_affiliation_strings":["ETH Z&#x00FC;rich, Z&#x00FC;rich, Switzerland"],"raw_orcid":"https://orcid.org/0000-0001-5333-5726","affiliations":[{"raw_affiliation_string":"ETH Z&#x00FC;rich, Z&#x00FC;rich, Switzerland","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001715701","display_name":"A. Giray Ya\u011fl\u0131k\u00e7\u0131","orcid":"https://orcid.org/0000-0002-9333-6077"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Giray Ya\u011fl\u0131k\u00e7\u0131","raw_affiliation_strings":["ETH Z&#x00FC;rich, Z&#x00FC;rich, Switzerland"],"raw_orcid":"https://orcid.org/0000-0002-9333-6077","affiliations":[{"raw_affiliation_string":"ETH Z&#x00FC;rich, Z&#x00FC;rich, Switzerland","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050695684","display_name":"Onur Mutlu","orcid":"https://orcid.org/0000-0002-0075-2312"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Onur Mutlu","raw_affiliation_strings":["ETH Z&#x00FC;rich, Z&#x00FC;rich, Switzerland"],"raw_orcid":"https://orcid.org/0000-0002-0075-2312","affiliations":[{"raw_affiliation_string":"ETH Z&#x00FC;rich, Z&#x00FC;rich, Switzerland","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":22.8993,"has_fulltext":false,"cited_by_count":99,"citation_normalized_percentile":{"value":0.99828532,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":99,"max":100},"biblio":{"volume":"23","issue":"1","first_page":"112","last_page":"116"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8287347555160522},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.812435507774353},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.7386484742164612},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6897271871566772},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5940701961517334},{"id":"https://openalex.org/keywords/extensibility","display_name":"Extensibility","score":0.5664162635803223},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.529927670955658},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.49148786067962646},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4646909236907959},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4349293112754822},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43402600288391113},{"id":"https://openalex.org/keywords/modularity","display_name":"Modularity (biology)","score":0.4278644919395447},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.387540727853775},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3492841124534607},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21273565292358398}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8287347555160522},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.812435507774353},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.7386484742164612},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6897271871566772},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5940701961517334},{"id":"https://openalex.org/C32833848","wikidata":"https://www.wikidata.org/wiki/Q4115054","display_name":"Extensibility","level":2,"score":0.5664162635803223},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.529927670955658},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.49148786067962646},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4646909236907959},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4349293112754822},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43402600288391113},{"id":"https://openalex.org/C2779478453","wikidata":"https://www.wikidata.org/wiki/Q6889748","display_name":"Modularity (biology)","level":2,"score":0.4278644919395447},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.387540727853775},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3492841124534607},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21273565292358398},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lca.2023.3333759","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2023.3333759","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320307764","display_name":"Microsoft","ror":"https://ror.org/00d0nc645"},{"id":"https://openalex.org/F4320309327","display_name":"Google","ror":"https://ror.org/00njsd438"},{"id":"https://openalex.org/F4320316785","display_name":"VMware","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2034861439","https://openalex.org/W2113235308","https://openalex.org/W2162639668","https://openalex.org/W3006586535","https://openalex.org/W3042829099","https://openalex.org/W3105648728","https://openalex.org/W4214481814","https://openalex.org/W4245276998","https://openalex.org/W6779824479"],"related_works":["https://openalex.org/W1976244802","https://openalex.org/W4293430534","https://openalex.org/W2335743642","https://openalex.org/W4297812927","https://openalex.org/W2800412005","https://openalex.org/W2122646225","https://openalex.org/W3140615508","https://openalex.org/W2029945810","https://openalex.org/W2904440456","https://openalex.org/W1954780666"],"abstract_inverted_index":{"We":[0,132],"present":[1],"Ramulator":[2,44,83,90,101,134,175,192],"2.0,":[3],"a":[4,52,104,143,182],"highly":[5],"modular":[6],"and":[7,14,17,26,39,47,56,62,70,80,94,99,130,137,141,180],"extensible":[8],"DRAM":[9,27,81,86,116,124,190],"simulator":[10],"that":[11,150],"enables":[12,67],"rapid":[13],"agile":[15],"implementation":[16,121],"evaluation":[18],"of":[19,41,72,76,89,106,115,122,146],"design":[20,155],"changes":[21],"in":[22,34,51,82,169],"the":[23,30,36,73,77,113,120,170,197],"memory":[24,42,54,78,153,172],"controller":[25,79,154,173],"to":[28,111,118,187],"meet":[29],"increasing":[31],"research":[32],"effort":[33],"improving":[35],"performance,":[37],"security,":[38],"reliability":[40],"systems.":[43],"2.0":[45,91,102,176,193],"abstracts":[46],"models":[48],"key":[49],"components":[50],"DRAM-based":[53],"system":[55],"their":[57],"interactions":[58],"into":[59],"shared":[60],"interfaces":[61],"independent":[63],"implementations.":[64],"Doing":[65],"so":[66],"easy":[68,97],"modification":[69],"extension":[71],"modeled":[74],"functions":[75,110],"2.0.":[84],"The":[85],"specification":[87],"syntax":[88],"is":[92,177,194],"concise":[93],"human-readable,":[95],"facilitating":[96],"modifications":[98],"extensions.":[100],"implements":[103],"library":[105],"reusable":[107],"templated":[108],"lambda":[109],"model":[112],"functionalities":[114],"commands":[117],"simplify":[119],"new":[123],"standards,":[125],"including":[126],"DDR5,":[127],"LPDDR5,":[128],"HBM3,":[129],"GDDR6.":[131],"showcase":[133],"2.0's":[135],"modularity":[136],"extensibility":[138],"by":[139],"implementing":[140],"evaluating":[142],"wide":[144],"variety":[145],"RowHammer":[147],"mitigation":[148],"techniques":[149,158],"require":[151],"different":[152],"changes.":[156],"These":[157],"are":[159],"added":[160],"modularly":[161],"as":[162],"separate":[163],"implementations":[164],"without":[165],"changing":[166],"any":[167],"code":[168],"baseline":[171],"implementation.":[174],"rigorously":[178],"validated":[179],"maintains":[181],"fast":[183],"simulation":[184],"speed":[185],"compared":[186],"existing":[188],"cycle-accurate":[189],"simulators.":[191],"open-sourced":[195],"under":[196],"permissive":[198],"MIT":[199],"license":[200],"at":[201],"<uri":[202],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[203],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">https://github.com/CMU-SAFARI/ramulator2</uri>":[204]},"counts_by_year":[{"year":2026,"cited_by_count":33},{"year":2025,"cited_by_count":50},{"year":2024,"cited_by_count":16}],"updated_date":"2026-07-25T15:57:00.446498","created_date":"2025-10-10T00:00:00"}