{"id":"https://openalex.org/W4381329159","doi":"https://doi.org/10.1109/lca.2023.3287762","title":"Toward Practical 128-Bit General Purpose Microarchitectures","display_name":"Toward Practical 128-Bit General Purpose Microarchitectures","publication_year":2023,"publication_date":"2023-06-20","ids":{"openalex":"https://openalex.org/W4381329159","doi":"https://doi.org/10.1109/lca.2023.3287762"},"language":"en","primary_location":{"id":"doi:10.1109/lca.2023.3287762","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2023.3287762","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.science/hal-04157369/document","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079410642","display_name":"Chandana S. Deshpande","orcid":"https://orcid.org/0000-0003-1952-2530"},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Chandana S. Deshpande","raw_affiliation_strings":["CNRS, Grenoble INP, University Grenoble Alpes, Saint-Martin-d’Héres, France"],"affiliations":[{"raw_affiliation_string":"CNRS, Grenoble INP, University Grenoble Alpes, Saint-Martin-d’Héres, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I899635006","https://openalex.org/I106785703"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001584535","display_name":"Arthur P\u00e9rais","orcid":"https://orcid.org/0000-0002-5757-2507"},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Arthur Perais","raw_affiliation_strings":["CNRS, Grenoble INP, University Grenoble Alpes, Saint-Martin-d’Héres, France"],"affiliations":[{"raw_affiliation_string":"CNRS, Grenoble INP, University Grenoble Alpes, Saint-Martin-d’Héres, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I899635006","https://openalex.org/I106785703"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085830369","display_name":"Fr\u00e9d\u00e9ric P\u00e9trot","orcid":"https://orcid.org/0000-0003-0624-7373"},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Fr\u00e9d\u00e9ric P\u00e9trot","raw_affiliation_strings":["CNRS, Grenoble INP, University Grenoble Alpes, Saint-Martin-d’Héres, France"],"affiliations":[{"raw_affiliation_string":"CNRS, Grenoble INP, University Grenoble Alpes, Saint-Martin-d’Héres, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I899635006","https://openalex.org/I106785703"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5079410642"],"corresponding_institution_ids":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I899635006"],"apc_list":null,"apc_paid":null,"fwci":0.6055,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.61030991,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":96},"biblio":{"volume":"22","issue":"2","first_page":"81","last_page":"84"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/backup","display_name":"Backup","score":0.7943994402885437},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7598487734794617},{"id":"https://openalex.org/keywords/paging","display_name":"Paging","score":0.685519278049469},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.6354400515556335},{"id":"https://openalex.org/keywords/address-space","display_name":"Address space","score":0.6217028498649597},{"id":"https://openalex.org/keywords/virtual-memory","display_name":"Virtual memory","score":0.54881751537323},{"id":"https://openalex.org/keywords/space","display_name":"Space (punctuation)","score":0.5156030058860779},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4323255121707916},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39309945702552795},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3790605068206787},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3614092469215393},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36019229888916016},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.35949522256851196},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3311753273010254},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.24920183420181274},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.16893982887268066},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.11839979887008667}],"concepts":[{"id":"https://openalex.org/C2780945871","wikidata":"https://www.wikidata.org/wiki/Q194274","display_name":"Backup","level":2,"score":0.7943994402885437},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7598487734794617},{"id":"https://openalex.org/C50954386","wikidata":"https://www.wikidata.org/wiki/Q656083","display_name":"Paging","level":2,"score":0.685519278049469},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.6354400515556335},{"id":"https://openalex.org/C144240696","wikidata":"https://www.wikidata.org/wiki/Q367204","display_name":"Address space","level":2,"score":0.6217028498649597},{"id":"https://openalex.org/C76399640","wikidata":"https://www.wikidata.org/wiki/Q189401","display_name":"Virtual memory","level":4,"score":0.54881751537323},{"id":"https://openalex.org/C2778572836","wikidata":"https://www.wikidata.org/wiki/Q380933","display_name":"Space (punctuation)","level":2,"score":0.5156030058860779},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4323255121707916},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39309945702552795},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3790605068206787},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3614092469215393},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36019229888916016},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.35949522256851196},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3311753273010254},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.24920183420181274},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.16893982887268066},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.11839979887008667},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/lca.2023.3287762","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2023.3287762","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"},{"id":"pmh:oai:HAL:hal-04157369v1","is_oa":true,"landing_page_url":"https://hal.science/hal-04157369","pdf_url":"https://hal.science/hal-04157369/document","source":{"id":"https://openalex.org/S4406922466","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Computer Architecture Letters, 2023, 22 (2), pp.81-84. ⟨10.1109/LCA.2023.3287762⟩","raw_type":"Journal articles"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-04157369v1","is_oa":true,"landing_page_url":"https://hal.science/hal-04157369","pdf_url":"https://hal.science/hal-04157369/document","source":{"id":"https://openalex.org/S4406922466","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Computer Architecture Letters, 2023, 22 (2), pp.81-84. ⟨10.1109/LCA.2023.3287762⟩","raw_type":"Journal articles"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.49000000953674316,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4381329159.pdf","grobid_xml":"https://content.openalex.org/works/W4381329159.grobid-xml"},"referenced_works_count":9,"referenced_works":["https://openalex.org/W1608995421","https://openalex.org/W1978301594","https://openalex.org/W2001501073","https://openalex.org/W2096475251","https://openalex.org/W2138351227","https://openalex.org/W2912012512","https://openalex.org/W3008874958","https://openalex.org/W4226212055","https://openalex.org/W6636146310"],"related_works":["https://openalex.org/W2357520409","https://openalex.org/W4241723377","https://openalex.org/W2155379745","https://openalex.org/W4235954812","https://openalex.org/W2093630148","https://openalex.org/W4242544852","https://openalex.org/W2010739099","https://openalex.org/W4246134203","https://openalex.org/W3000731046","https://openalex.org/W2041497765"],"abstract_inverted_index":{"Intel":[0],"introduced":[1],"5-level":[2],"paging":[3],"mode":[4],"to":[5,15,54,73],"support":[6,82],"57-bit":[7],"virtual":[8],"address":[9,41,59],"space":[10,42],"in":[11,37],"2017.":[12],"This,":[13],"coupled":[14],"paradigms":[16],"where":[17],"backup":[18],"storage":[19],"can":[20],"be":[21,53],"accessed":[22],"through":[23],"load":[24],"and":[25],"store":[26],"instructions":[27],"(e.g.,":[28],"non":[29],"volatile":[30],"memories),":[31],"lets":[32],"us":[33,72],"envision":[34],"a":[35,39,56,75],"future":[36],"which":[38],"64-bit":[40],"has":[43],"become":[44],"insufficient.":[45],"In":[46,61],"that":[47,70],"event,":[48],"the":[49],"straightforward":[50],"solution":[51],"would":[52],"adopt":[55],"flat":[57],"128-bit":[58,81],"space.":[60],"this":[62],"early":[63],"stage":[64],"letter,":[65],"we":[66],"conduct":[67],"high-level":[68],"experiments":[69],"lead":[71],"suggest":[74],"possible":[76],"general-purpose":[77],"processor":[78],"micro-architecture":[79],"providing":[80],"with":[83],"limited":[84],"hardware":[85],"cost.":[86]},"counts_by_year":[{"year":2025,"cited_by_count":2}],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2025-10-10T00:00:00"}