{"id":"https://openalex.org/W4312863422","doi":"https://doi.org/10.1109/lca.2022.3215489","title":"A Model for Scalable and Balanced Accelerators for Graph Processing","display_name":"A Model for Scalable and Balanced Accelerators for Graph Processing","publication_year":2022,"publication_date":"2022-07-01","ids":{"openalex":"https://openalex.org/W4312863422","doi":"https://doi.org/10.1109/lca.2022.3215489"},"language":"en","primary_location":{"id":"doi:10.1109/lca.2022.3215489","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2022.3215489","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://escholarship.org/uc/item/2mr5z027","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036227730","display_name":"Marjan Fariborz","orcid":"https://orcid.org/0000-0002-1896-1489"},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Marjan Fariborz","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Department of Computer Science, University of California Davis, Davis, CA, USA","Department of Electrical and computer Engineering and the Department Computer Sciences, University of California Davis, Davis, CA, USA"],"raw_orcid":"https://orcid.org/0000-0002-1896-1489","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Department of Computer Science, University of California Davis, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]},{"raw_affiliation_string":"Department of Electrical and computer Engineering and the Department Computer Sciences, University of California Davis, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050063672","display_name":"Mahyar Samani","orcid":"https://orcid.org/0000-0001-8253-2753"},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mahyar Samani","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Department of Computer Science, University of California Davis, Davis, CA, USA","Department of Electrical and computer Engineering and the Department Computer Sciences, University of California Davis, Davis, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Department of Computer Science, University of California Davis, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]},{"raw_affiliation_string":"Department of Electrical and computer Engineering and the Department Computer Sciences, University of California Davis, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026972694","display_name":"Terry O'Neill","orcid":null},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Terry O'Neill","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Department of Computer Science, University of California Davis, Davis, CA, USA","Department of Electrical and computer Engineering and the Department Computer Sciences, University of California Davis, Davis, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Department of Computer Science, University of California Davis, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]},{"raw_affiliation_string":"Department of Electrical and computer Engineering and the Department Computer Sciences, University of California Davis, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017932233","display_name":"Jason Lowe-Power","orcid":"https://orcid.org/0000-0002-8880-8703"},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jason Lowe-Power","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Department of Computer Science, University of California Davis, Davis, CA, USA","Department of Electrical and computer Engineering and the Department Computer Sciences, University of California Davis, Davis, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Department of Computer Science, University of California Davis, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]},{"raw_affiliation_string":"Department of Electrical and computer Engineering and the Department Computer Sciences, University of California Davis, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063555231","display_name":"S. J. Ben Yoo","orcid":"https://orcid.org/0000-0002-7420-1871"},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.J. Ben Yoo","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Department of Computer Science, University of California Davis, Davis, CA, USA","Department of Electrical and computer Engineering and the Department Computer Sciences, University of California Davis, Davis, CA, USA"],"raw_orcid":"https://orcid.org/0000-0002-7420-1871","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Department of Computer Science, University of California Davis, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]},{"raw_affiliation_string":"Department of Electrical and computer Engineering and the Department Computer Sciences, University of California Davis, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089377852","display_name":"Venkatesh Akella","orcid":"https://orcid.org/0000-0003-3014-5326"},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Venkatesh Akella","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Department of Computer Science, University of California Davis, Davis, CA, USA","Department of Electrical and computer Engineering and the Department Computer Sciences, University of California Davis, Davis, CA, USA"],"raw_orcid":"https://orcid.org/0000-0003-3014-5326","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Department of Computer Science, University of California Davis, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]},{"raw_affiliation_string":"Department of Electrical and computer Engineering and the Department Computer Sciences, University of California Davis, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I84218800"],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":0.6377,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.69488313,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"21","issue":"2","first_page":"149","last_page":"152"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12292","display_name":"Graph Theory and Algorithms","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8277162313461304},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.7170238494873047},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6991890072822571},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5288136005401611},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5211167931556702},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4949461817741394},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48636940121650696},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.44745510816574097},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4469446837902069},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.44256120920181274},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.410259872674942},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.37144941091537476},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22911012172698975},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17701131105422974},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1099315881729126}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8277162313461304},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.7170238494873047},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6991890072822571},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5288136005401611},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5211167931556702},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4949461817741394},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48636940121650696},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.44745510816574097},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4469446837902069},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.44256120920181274},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.410259872674942},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.37144941091537476},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22911012172698975},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17701131105422974},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1099315881729126},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/lca.2022.3215489","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2022.3215489","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"},{"id":"pmh:oai:escholarship.org:ark:/13030/qt2mr5z027","is_oa":true,"landing_page_url":"https://escholarship.org/uc/item/2mr5z027","pdf_url":null,"source":{"id":"https://openalex.org/S4306400115","display_name":"eScholarship (California Digital Library)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2801248553","host_organization_name":"California Digital Library","host_organization_lineage":["https://openalex.org/I2801248553"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Computer Architecture Letters, vol 21, iss 2","raw_type":"article"}],"best_oa_location":{"id":"pmh:oai:escholarship.org:ark:/13030/qt2mr5z027","is_oa":true,"landing_page_url":"https://escholarship.org/uc/item/2mr5z027","pdf_url":null,"source":{"id":"https://openalex.org/S4306400115","display_name":"eScholarship (California Digital Library)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2801248553","host_organization_name":"California Digital Library","host_organization_lineage":["https://openalex.org/I2801248553"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Computer Architecture Letters, vol 21, iss 2","raw_type":"article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1783256592","https://openalex.org/W1981943579","https://openalex.org/W2271217456","https://openalex.org/W2904192253","https://openalex.org/W2951113132","https://openalex.org/W3103188330","https://openalex.org/W3192225725","https://openalex.org/W4220754604","https://openalex.org/W4241140669","https://openalex.org/W6639805184"],"related_works":["https://openalex.org/W1657880117","https://openalex.org/W2595172197","https://openalex.org/W2011430815","https://openalex.org/W4321606653","https://openalex.org/W2755428707","https://openalex.org/W2077105843","https://openalex.org/W2770465587","https://openalex.org/W2086716781","https://openalex.org/W2022510519","https://openalex.org/W2769711393"],"abstract_inverted_index":{"Designing":[0],"a":[1,22,26,47,100,104],"graph":[2,9,59,102],"processing":[3],"system":[4,43],"that":[5,11],"can":[6],"scale":[7],"to":[8,70,87],"sizes":[10],"are":[12],"orders":[13],"of":[14,29,65,75,95],"magnitude":[15],"larger":[16],"than":[17],"what":[18],"is":[19],"possible":[20],"on":[21],"single":[23],"accelerator":[24,30],"requires":[25],"careful":[27],"codesign":[28],"memory":[31,77],"bandwidth":[32,37],"and":[33,40,53,84,92,103],"capacity,":[34],"the":[35,41,72,89],"interconnect":[36],"between":[38],"accelerators,":[39],"overall":[42],"architecture.":[44],"We":[45,61],"present":[46],"high-level":[48],"bottleneck-analysis":[49],"model":[50,67],"for":[51,58,99],"design":[52],"evaluation":[54],"ofscalableand":[55],"balanced":[56],"accelerators":[57],"processing.":[60],"show":[62],"several":[63],"applications":[64],"this":[66],"including":[68],"how":[69],"choose":[71],"right":[73],"mix":[74],"different":[76,96],"types,":[78],"network":[79,81],"topology,":[80],"bisection":[82],"bandwidth,":[83],"system-level":[85],"architecture":[86],"match":[88],"access":[90],"patterns":[91],"capacity":[93],"requirements":[94],"data":[97],"structures":[98],"given":[101],"performance":[105],"target.":[106]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":1}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}