{"id":"https://openalex.org/W4293370929","doi":"https://doi.org/10.1109/lca.2022.3202016","title":"OpenMDS: An Open-Source Shell Generation Framework for High-Performance Design on Xilinx Multi-Die FPGAs","display_name":"OpenMDS: An Open-Source Shell Generation Framework for High-Performance Design on Xilinx Multi-Die FPGAs","publication_year":2022,"publication_date":"2022-07-01","ids":{"openalex":"https://openalex.org/W4293370929","doi":"https://doi.org/10.1109/lca.2022.3202016"},"language":"en","primary_location":{"id":"doi:10.1109/lca.2022.3202016","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2022.3202016","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080629323","display_name":"Gyeongcheol Shin","orcid":"https://orcid.org/0000-0003-4668-7680"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Gyeongcheol Shin","raw_affiliation_strings":["School of Electrical Engineering, KAIST, Daejeon, South Korea"],"raw_orcid":"https://orcid.org/0000-0003-4668-7680","affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100636164","display_name":"Junsoo Kim","orcid":"https://orcid.org/0000-0001-6680-2602"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Junsoo Kim","raw_affiliation_strings":["School of Electrical Engineering, KAIST, Daejeon, South Korea"],"raw_orcid":"https://orcid.org/0000-0001-6680-2602","affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100447377","display_name":"Joo-Young Kim","orcid":"https://orcid.org/0000-0003-1099-1496"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Joo-Young Kim","raw_affiliation_strings":["School of Electrical Engineering, KAIST, Daejeon, South Korea"],"raw_orcid":"https://orcid.org/0000-0003-1099-1496","affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I157485424"],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":1.0628,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.75489577,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":"21","issue":"2","first_page":"101","last_page":"104"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7891891002655029},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7254653573036194},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.593238115310669},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.534356951713562},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5236632227897644},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3955479562282562}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7891891002655029},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7254653573036194},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.593238115310669},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.534356951713562},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5236632227897644},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3955479562282562},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lca.2022.3202016","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2022.3202016","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5699999928474426,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2336648157","https://openalex.org/W2894792791","https://openalex.org/W2917087921","https://openalex.org/W2951082499","https://openalex.org/W2962856739","https://openalex.org/W3008905965","https://openalex.org/W3035500662","https://openalex.org/W3133395503","https://openalex.org/W4256629673"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W4200391368","https://openalex.org/W2363944576","https://openalex.org/W1996242078","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2160474882"],"abstract_inverted_index":{"FPGA":[0,97],"is":[1],"a":[2,30,38,123],"promising":[3],"platform":[4],"in":[5,37,65],"designing":[6],"hardware":[7,21,44],"due":[8],"to":[9,41,187],"its":[10,115,141],"design":[11,63,78,87,148,180],"flexibility":[12],"and":[13,105,161,165,167,174,189,193],"fast":[14],"development":[15],"cycle,":[16],"despite":[17],"the":[18,47,58,85,95,135,147,178],"device's":[19],"limited":[20],"resources.":[22,45],"To":[23,108,139],"address":[24],"this,":[25],"latest":[26],"FPGAs":[27],"have":[28],"adopted":[29],"multi-die":[31,48,81],"architecture":[32,49],"that":[33,153],"employs":[34],"multiple":[35,155],"dies":[36],"single":[39],"device":[40],"provide":[42],"abundant":[43],"However,":[46],"causes":[50],"critical":[51],"timing":[52],"issues":[53],"when":[54],"signal":[55],"paths":[56],"cross":[57],"die-to-die":[59],"boundaries,":[60],"adding":[61],"another":[62],"challenge":[64],"using":[66],"FPGA.":[67],"We":[68],"propose":[69],"OpenMDS,":[70],"an":[71,91],"open-source":[72],"shell":[73,93,111,137],"generation":[74],"framework":[75],"for":[76,94,134,146,172,177],"high-performance":[77],"on":[79,84],"Xilinx":[80],"FPGAs.":[82],"Based":[83],"user's":[86],"requirements,":[88],"it":[89],"generates":[90],"optimized":[92],"target":[96],"via":[98],"die-level":[99],"kernel":[100,163,192],"encapsulation,":[101],"automated":[102],"bus":[103,170,195],"pipelining,":[104],"customized":[106],"floorplanning.":[107],"evaluate":[109],"our":[110],"generation,":[112],"we":[113,143],"compare":[114],"implementation":[116],"results":[117],"against":[118],"Xilinx's":[119],"Vitis":[120,133],"framework.":[121],"As":[122],"result,":[124],"OpenMDS":[125,145,158],"uses":[126],"average":[127],"20%":[128],"less":[129],"logic":[130,183],"resources":[131],"than":[132],"same":[136],"functionality.":[138],"show":[140],"practicality,":[142],"use":[144],"of":[149],"machine":[150],"learning":[151],"accelerator":[152,179],"contains":[154],"systolic-array":[156],"processors.":[157],"achieves":[159],"247MHz":[160],"235MHz":[162],"frequency":[164,171,196],"400MHz":[166],"429MHz":[168],"memory":[169,194],"U50":[173],"U280,":[175],"respectively,":[176],"over":[181,197],"90%":[182],"utilization,":[184],"claiming":[185],"up":[186],"12.27%":[188],"22.92%":[190],"higher":[191],"Vitis.":[198]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}