{"id":"https://openalex.org/W4294915459","doi":"https://doi.org/10.1109/lca.2022.3197654","title":"A Case Study of a DRAM-NVM Hybrid Memory Allocator for Key-Value Stores","display_name":"A Case Study of a DRAM-NVM Hybrid Memory Allocator for Key-Value Stores","publication_year":2022,"publication_date":"2022-07-01","ids":{"openalex":"https://openalex.org/W4294915459","doi":"https://doi.org/10.1109/lca.2022.3197654"},"language":"en","primary_location":{"id":"doi:10.1109/lca.2022.3197654","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2022.3197654","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059732356","display_name":"Minjae Kim","orcid":"https://orcid.org/0000-0002-4296-2633"},"institutions":[{"id":"https://openalex.org/I193352282","display_name":"Daegu Gyeongbuk Institute of Science and Technology","ror":"https://ror.org/03frjya69","country_code":"KR","type":"education","lineage":["https://openalex.org/I193352282"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Minjae Kim","raw_affiliation_strings":["Department of Electronic Engineering & Computer Science, DGIST, Daegu, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-4296-2633","affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering & Computer Science, DGIST, Daegu, South Korea","institution_ids":["https://openalex.org/I193352282"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000081394","display_name":"Bryan S. Kim","orcid":"https://orcid.org/0000-0002-3689-3985"},"institutions":[{"id":"https://openalex.org/I70983195","display_name":"Syracuse University","ror":"https://ror.org/025r5qe02","country_code":"US","type":"education","lineage":["https://openalex.org/I70983195"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bryan S. Kim","raw_affiliation_strings":["Department of Electrical Engineering & Computer Science, Syracuse University, Syracuse, NY, USA"],"raw_orcid":"https://orcid.org/0000-0002-3689-3985","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering & Computer Science, Syracuse University, Syracuse, NY, USA","institution_ids":["https://openalex.org/I70983195"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100375228","display_name":"Eunji Lee","orcid":"https://orcid.org/0000-0001-5916-2301"},"institutions":[{"id":"https://openalex.org/I141371507","display_name":"Soongsil University","ror":"https://ror.org/017xnm587","country_code":"KR","type":"education","lineage":["https://openalex.org/I141371507"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Eunji Lee","raw_affiliation_strings":["Department of Smart System Software, Soongsil University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0001-5916-2301","affiliations":[{"raw_affiliation_string":"Department of Smart System Software, Soongsil University, Seoul, South Korea","institution_ids":["https://openalex.org/I141371507"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100720092","display_name":"Sungjin Lee","orcid":"https://orcid.org/0000-0002-9753-2286"},"institutions":[{"id":"https://openalex.org/I193352282","display_name":"Daegu Gyeongbuk Institute of Science and Technology","ror":"https://ror.org/03frjya69","country_code":"KR","type":"education","lineage":["https://openalex.org/I193352282"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sungjin Lee","raw_affiliation_strings":["Department of Electronic Engineering & Computer Science, DGIST, Daegu, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-9753-2286","affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering & Computer Science, DGIST, Daegu, South Korea","institution_ids":["https://openalex.org/I193352282"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":0.6377,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.68130133,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"21","issue":"2","first_page":"81","last_page":"84"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7922893166542053},{"id":"https://openalex.org/keywords/allocator","display_name":"Allocator","score":0.7050091028213501},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.6643925309181213},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6189412474632263},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.549231231212616},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.5139724612236023},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.5096127986907959},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.46195387840270996},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4604296386241913},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4510832726955414},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4327077567577362},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4185752868652344},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.41660380363464355},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.41306784749031067},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39022982120513916}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7922893166542053},{"id":"https://openalex.org/C162262903","wikidata":"https://www.wikidata.org/wiki/Q343527","display_name":"Allocator","level":2,"score":0.7050091028213501},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.6643925309181213},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6189412474632263},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.549231231212616},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.5139724612236023},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.5096127986907959},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.46195387840270996},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4604296386241913},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4510832726955414},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4327077567577362},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4185752868652344},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.41660380363464355},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.41306784749031067},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39022982120513916}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lca.2022.3197654","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2022.3197654","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4300000071525574}],"awards":[{"id":"https://openalex.org/G3880962536","display_name":null,"funder_award_id":"20019402","funder_id":"https://openalex.org/F4320330746","funder_display_name":"Korea Semiconductor Research Consortium"},{"id":"https://openalex.org/G6882641133","display_name":null,"funder_award_id":"1415181081","funder_id":"https://openalex.org/F4320321681","funder_display_name":"Ministry of Trade, Industry and Energy"}],"funders":[{"id":"https://openalex.org/F4320321681","display_name":"Ministry of Trade, Industry and Energy","ror":"https://ror.org/008nkqk13"},{"id":"https://openalex.org/F4320330746","display_name":"Korea Semiconductor Research Consortium","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1985229168","https://openalex.org/W3005570327","https://openalex.org/W3006044259","https://openalex.org/W4295520929","https://openalex.org/W6759932407","https://openalex.org/W6773644217","https://openalex.org/W6780678711"],"related_works":["https://openalex.org/W2155373950","https://openalex.org/W4229986244","https://openalex.org/W1988592121","https://openalex.org/W3108993429","https://openalex.org/W2587873888","https://openalex.org/W2782503170","https://openalex.org/W2041174925","https://openalex.org/W2047684617","https://openalex.org/W4233816696","https://openalex.org/W2169905488"],"abstract_inverted_index":{"As":[0],"non-volatile":[1],"memory":[2,88,102,111,116,125,141,152,157],"(NVM)":[3],"technologies":[4],"advance,":[5],"commercial":[6],"NVDIMM":[7],"devices":[8,126],"have":[9],"been":[10],"made":[11],"readily":[12],"available":[13],"for":[14],"various":[15],"computing":[16],"systems.":[17],"To":[18],"efficiently":[19],"utilize":[20],"the":[21,27,36,47,78,86,115,144],"high-density":[22],"and":[23,43,138],"high-capacity":[24],"of":[25,81,124],"NVM,":[26],"latest":[28],"Xeon":[29],"CPUs":[30],"support":[31],"a":[32,39,82,99],"specialMemory":[33],"Modethat":[34],"turns":[35],"DRAM":[37,68,83],"into":[38],"last-level":[40],"(L4)":[41],"cache":[42,84,132],"uses":[44],"NVM":[45,63],"as":[46],"user-addressable":[48],"system":[49],"memory.":[50],"Unfortunately,":[51],"Memory":[52,146],"Mode":[53],"often":[54],"provides":[55],"low":[56],"performance,":[57],"even":[58],"slower":[59],"than":[60,143],"when":[61],"only":[62],"is":[64,75],"used":[65],"without":[66,165],"any":[67,166],"cache.":[69],"According":[70],"to":[71,77,162],"our":[72],"analysis,":[73],"this":[74],"due":[76],"inefficient":[79],"management":[80,112],"by":[85],"integrated":[87],"controller,":[89],"which":[90],"results":[91],"in":[92],"high":[93],"miss":[94],"rates.":[95],"This":[96],"paper":[97],"proposes":[98],"new":[100],"hybrid":[101],"allocator,":[103],"called":[104],"TARMAC.":[105],"By":[106],"employing":[107],"intelligent":[108],"yet":[109],"lightweight":[110],"policies":[113],"at":[114],"allocator":[117],"level,":[118],"TARMAC":[119,150,164],"manages":[120],"two":[121],"different":[122],"types":[123],"more":[127],"efficiently,":[128],"achieving":[129],"37%":[130],"higher":[131,136],"hit":[133],"rate,":[134],"67%":[135],"throughput,":[137],"40%":[139],"shorter":[140],"latency":[142],"hardware-based":[145],"Mode,":[147],"on":[148],"average.":[149],"exposes":[151],"interfaces":[153],"compatible":[154],"with":[155],"traditional":[156],"allocators,":[158],"enabling":[159],"existing":[160],"software":[161],"use":[163],"manual":[167],"modification.":[168]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}