{"id":"https://openalex.org/W4294915459","doi":"https://doi.org/10.1109/lca.2022.3197654","title":"A Case Study of a DRAM-NVM Hybrid Memory Allocator for Key-Value Stores","display_name":"A Case Study of a DRAM-NVM Hybrid Memory Allocator for Key-Value Stores","publication_year":2022,"publication_date":"2022-07-01","ids":{"openalex":"https://openalex.org/W4294915459","doi":"https://doi.org/10.1109/lca.2022.3197654"},"language":"en","primary_location":{"id":"doi:10.1109/lca.2022.3197654","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2022.3197654","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059732356","display_name":"Minjae Kim","orcid":"https://orcid.org/0000-0002-4296-2633"},"institutions":[{"id":"https://openalex.org/I193352282","display_name":"Daegu Gyeongbuk Institute of Science and Technology","ror":"https://ror.org/03frjya69","country_code":"KR","type":"education","lineage":["https://openalex.org/I193352282"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Minjae Kim","raw_affiliation_strings":["Department of Electronic Engineering &#x0026; Computer Science, DGIST, Daegu, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-4296-2633","affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering &#x0026; Computer Science, DGIST, Daegu, South Korea","institution_ids":["https://openalex.org/I193352282"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000081394","display_name":"Bryan S. Kim","orcid":"https://orcid.org/0000-0002-3689-3985"},"institutions":[{"id":"https://openalex.org/I70983195","display_name":"Syracuse University","ror":"https://ror.org/025r5qe02","country_code":"US","type":"education","lineage":["https://openalex.org/I70983195"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bryan S. Kim","raw_affiliation_strings":["Department of Electrical Engineering &#x0026; Computer Science, Syracuse University, Syracuse, NY, USA"],"raw_orcid":"https://orcid.org/0000-0002-3689-3985","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering &#x0026; Computer Science, Syracuse University, Syracuse, NY, USA","institution_ids":["https://openalex.org/I70983195"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100375228","display_name":"Eunji Lee","orcid":"https://orcid.org/0000-0001-5916-2301"},"institutions":[{"id":"https://openalex.org/I141371507","display_name":"Soongsil University","ror":"https://ror.org/017xnm587","country_code":"KR","type":"education","lineage":["https://openalex.org/I141371507"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Eunji Lee","raw_affiliation_strings":["Department of Smart System Software, Soongsil University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0001-5916-2301","affiliations":[{"raw_affiliation_string":"Department of Smart System Software, Soongsil University, Seoul, South Korea","institution_ids":["https://openalex.org/I141371507"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100720092","display_name":"Sungjin Lee","orcid":"https://orcid.org/0000-0002-9753-2286"},"institutions":[{"id":"https://openalex.org/I193352282","display_name":"Daegu Gyeongbuk Institute of Science and Technology","ror":"https://ror.org/03frjya69","country_code":"KR","type":"education","lineage":["https://openalex.org/I193352282"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sungjin Lee","raw_affiliation_strings":["Department of Electronic Engineering &#x0026; Computer Science, DGIST, Daegu, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-9753-2286","affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering &#x0026; Computer Science, DGIST, Daegu, South Korea","institution_ids":["https://openalex.org/I193352282"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6998,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.67419355,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"21","issue":"2","first_page":"81","last_page":"84"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7922893166542053},{"id":"https://openalex.org/keywords/allocator","display_name":"Allocator","score":0.7050091028213501},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.6643925309181213},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6189412474632263},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.549231231212616},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.5139724612236023},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.5096127986907959},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.46195387840270996},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4604296386241913},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4510832726955414},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4327077567577362},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4185752868652344},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.41660380363464355},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.41306784749031067},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39022982120513916}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7922893166542053},{"id":"https://openalex.org/C162262903","wikidata":"https://www.wikidata.org/wiki/Q343527","display_name":"Allocator","level":2,"score":0.7050091028213501},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.6643925309181213},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6189412474632263},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.549231231212616},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.5139724612236023},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.5096127986907959},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.46195387840270996},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4604296386241913},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4510832726955414},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4327077567577362},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4185752868652344},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.41660380363464355},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.41306784749031067},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39022982120513916}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lca.2022.3197654","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2022.3197654","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.4300000071525574,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G3880962536","display_name":null,"funder_award_id":"20019402","funder_id":"https://openalex.org/F4320330746","funder_display_name":"Korea Semiconductor Research Consortium"},{"id":"https://openalex.org/G6882641133","display_name":null,"funder_award_id":"1415181081","funder_id":"https://openalex.org/F4320321681","funder_display_name":"Ministry of Trade, Industry and Energy"}],"funders":[{"id":"https://openalex.org/F4320321681","display_name":"Ministry of Trade, Industry and Energy","ror":"https://ror.org/008nkqk13"},{"id":"https://openalex.org/F4320330746","display_name":"Korea Semiconductor Research Consortium","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1985229168","https://openalex.org/W3005570327","https://openalex.org/W3006044259","https://openalex.org/W4295520929","https://openalex.org/W6759932407","https://openalex.org/W6773644217","https://openalex.org/W6780678711"],"related_works":["https://openalex.org/W2155373950","https://openalex.org/W4229986244","https://openalex.org/W1988592121","https://openalex.org/W3108993429","https://openalex.org/W2587873888","https://openalex.org/W2782503170","https://openalex.org/W2041174925","https://openalex.org/W2047684617","https://openalex.org/W4233816696","https://openalex.org/W2169905488"],"abstract_inverted_index":{"As":[0],"non-volatile":[1],"memory":[2,92,106,115,120,129,145,156,161],"(NVM)":[3],"technologies":[4],"advance,":[5],"commercial":[6],"NVDIMM":[7],"devices":[8,130],"have":[9],"been":[10],"made":[11],"readily":[12],"available":[13],"for":[14],"various":[15],"computing":[16],"systems.":[17],"To":[18],"efficiently":[19],"utilize":[20],"the":[21,27,40,51,82,90,119,148],"high-density":[22],"and":[23,47,142],"high-capacity":[24],"of":[25,85,128],"NVM,":[26],"latest":[28],"Xeon":[29],"CPUs":[30],"support":[31],"a":[32,43,86,103],"special":[33],"<italic":[34],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[35],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">Memory":[36],"Mode</i>":[37],"that":[38],"turns":[39],"DRAM":[41,72,87],"into":[42],"last-level":[44],"(L4)":[45],"cache":[46,88,136],"uses":[48],"NVM":[49,67],"as":[50],"user-addressable":[52],"system":[53],"memory.":[54],"Unfortunately,":[55],"Memory":[56,150],"Mode":[57],"often":[58],"provides":[59],"low":[60],"performance,":[61],"even":[62],"slower":[63],"than":[64,147],"when":[65],"only":[66],"is":[68,79],"used":[69],"without":[70,169],"any":[71,170],"cache.":[73],"According":[74],"to":[75,81,166],"our":[76],"analysis,":[77],"this":[78],"due":[80],"inefficient":[83],"management":[84,116],"by":[89],"integrated":[91],"controller,":[93],"which":[94],"results":[95],"in":[96],"high":[97],"miss":[98],"rates.":[99],"This":[100],"paper":[101],"proposes":[102],"new":[104],"hybrid":[105],"allocator,":[107],"called":[108],"TARMAC.":[109],"By":[110],"employing":[111],"intelligent":[112],"yet":[113],"lightweight":[114],"policies":[117],"at":[118],"allocator":[121],"level,":[122],"TARMAC":[123,154,168],"manages":[124],"two":[125],"different":[126],"types":[127],"more":[131],"efficiently,":[132],"achieving":[133],"37%":[134],"higher":[135,140],"hit":[137],"rate,":[138],"67%":[139],"throughput,":[141],"40%":[143],"shorter":[144],"latency":[146],"hardware-based":[149],"Mode,":[151],"on":[152],"average.":[153],"exposes":[155],"interfaces":[157],"compatible":[158],"with":[159],"traditional":[160],"allocators,":[162],"enabling":[163],"existing":[164],"software":[165],"use":[167],"manual":[171],"modification.":[172]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}