{"id":"https://openalex.org/W4285195762","doi":"https://doi.org/10.1109/lca.2022.3190048","title":"Dynamic Optimization of On-Chip Memories for HLS Targeting Many-Accelerator Platforms","display_name":"Dynamic Optimization of On-Chip Memories for HLS Targeting Many-Accelerator Platforms","publication_year":2022,"publication_date":"2022-07-01","ids":{"openalex":"https://openalex.org/W4285195762","doi":"https://doi.org/10.1109/lca.2022.3190048"},"language":"en","primary_location":{"id":"doi:10.1109/lca.2022.3190048","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2022.3190048","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002187602","display_name":"Argyris Kokkinis","orcid":"https://orcid.org/0000-0001-5242-0523"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Argyris Kokkinis","raw_affiliation_strings":["Physics, Aristotle University of Thessaloniki, Thessaloniki, Thessaloniki, Greece"],"raw_orcid":"https://orcid.org/0000-0001-5242-0523","affiliations":[{"raw_affiliation_string":"Physics, Aristotle University of Thessaloniki, Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055307805","display_name":"Dionysios Diamantopoulos","orcid":"https://orcid.org/0000-0003-2979-5946"},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Dionysios Diamantopoulos","raw_affiliation_strings":["IBM Zurich Research Laboratory, Rüschlikon, Switzerland"],"raw_orcid":"https://orcid.org/0000-0003-2979-5946","affiliations":[{"raw_affiliation_string":"IBM Zurich Research Laboratory, Rüschlikon, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072486756","display_name":"Kostas Siozios","orcid":"https://orcid.org/0000-0002-0285-2202"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Kostas Siozios","raw_affiliation_strings":["Physics, Aristotle University of Thessaloniki, Thessaloniki, Thessaloniki, Greece"],"raw_orcid":"https://orcid.org/0000-0002-0285-2202","affiliations":[{"raw_affiliation_string":"Physics, Aristotle University of Thessaloniki, Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":1.0628,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.74794694,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"21","issue":"2","first_page":"41","last_page":"44"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8082898855209351},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6154488325119019},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.5950026512145996},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5695173740386963},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.5395983457565308},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5332192182540894},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5090507864952087},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.47497957944869995},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4136381447315216},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.41106492280960083},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.41006767749786377},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3776000738143921},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37692299485206604},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.291001558303833},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.27390143275260925}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8082898855209351},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6154488325119019},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.5950026512145996},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5695173740386963},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.5395983457565308},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5332192182540894},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5090507864952087},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.47497957944869995},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4136381447315216},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.41106492280960083},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.41006767749786377},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3776000738143921},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37692299485206604},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.291001558303833},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.27390143275260925},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lca.2022.3190048","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2022.3190048","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1899349177","https://openalex.org/W1974879668","https://openalex.org/W2018055497","https://openalex.org/W2036525499","https://openalex.org/W2336679799","https://openalex.org/W2792068364","https://openalex.org/W2896162527","https://openalex.org/W2946366807","https://openalex.org/W2986344129","https://openalex.org/W3085407124","https://openalex.org/W4383561240"],"related_works":["https://openalex.org/W2354036839","https://openalex.org/W3048967625","https://openalex.org/W2587873888","https://openalex.org/W2044064773","https://openalex.org/W2155373950","https://openalex.org/W4248614727","https://openalex.org/W2296275612","https://openalex.org/W1575240748","https://openalex.org/W2782503170","https://openalex.org/W2612506697"],"abstract_inverted_index":{"Many-accelerator":[0],"platforms":[1],"have":[2,44],"been":[3,45],"introduced":[4],"for":[5,27],"maximizing":[6],"FPGA's":[7,17],"throughput.":[8],"However,":[9],"as":[10],"the":[11,16,21,34,53,58,62,84,105,108,131],"high":[12],"saturation":[13],"rate":[14],"of":[15,23,65,107],"on-chip":[18,39,98],"memories":[19,99],"limits":[20],"number":[22],"synthesized":[24,35],"accelerators,":[25],"frameworks":[26,49],"Dynamic":[28],"Memory":[29],"Management":[30],"(DMM)":[31],"that":[32,82,96],"allow":[33],"designs":[36],"to":[37,51,111,117,125,136],"allocate/de-allocate":[38],"memory":[40,60,70,74,85,89,113,118,121,132],"resources":[41],"during":[42],"run-time":[43],"suggested.":[46],"Although,":[47],"those":[48],"manage":[50],"increase":[52],"accelerators\u2019":[54],"density":[55],"by":[56,87],"minimizing":[57],"utilized":[59],"resources,":[61],"parallel":[63],"execution":[64],"many-accelerators":[66],"may":[67],"cause":[68],"severe":[69],"fragmentation":[71],"and":[72,129,141],"thus":[73],"allocation":[75,114,122],"failures.":[76],"In":[77],"this":[78],"work,":[79],"a":[80],"framework":[81],"optimizes":[83],"usage":[86],"performing":[88],"defragmentation":[90],"operations":[91],"in":[92],"HLS":[93],"many-accelerator":[94],"architectures":[95],"share":[97],"is":[100],"proposed.":[101],"Experimental":[102],"results":[103],"highlight":[104],"effectiveness":[106],"proposed":[109],"solution":[110],"eliminate":[112],"failures":[115,123],"due":[116],"fragmentation,":[119],"reduce":[120],"up":[124,135],"32%":[126],"on":[127],"average":[128],"decrease":[130],"size":[133],"requirements":[134],"5%":[137],"with":[138],"controllable":[139],"latency":[140],"resource":[142],"utilization":[143],"overhead.":[144]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}