{"id":"https://openalex.org/W4206700688","doi":"https://doi.org/10.1109/lca.2021.3135557","title":"MPU-Sim: A Simulator for In-DRAM Near-Bank Processing Architectures","display_name":"MPU-Sim: A Simulator for In-DRAM Near-Bank Processing Architectures","publication_year":2021,"publication_date":"2021-12-15","ids":{"openalex":"https://openalex.org/W4206700688","doi":"https://doi.org/10.1109/lca.2021.3135557"},"language":"en","primary_location":{"id":"doi:10.1109/lca.2021.3135557","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2021.3135557","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047767267","display_name":"Xinfeng Xie","orcid":"https://orcid.org/0000-0001-7285-6682"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xinfeng Xie","raw_affiliation_strings":["University of California, Santa Barbara, CA, USA"],"raw_orcid":"https://orcid.org/0000-0001-7285-6682","affiliations":[{"raw_affiliation_string":"University of California, Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078298822","display_name":"Peng Gu","orcid":"https://orcid.org/0000-0002-2663-4568"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peng Gu","raw_affiliation_strings":["University of California, Santa Barbara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040392661","display_name":"Jiayi Huang","orcid":"https://orcid.org/0000-0003-4011-6668"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiayi Huang","raw_affiliation_strings":["University of California, Santa Barbara, CA, USA"],"raw_orcid":"https://orcid.org/0000-0003-4011-6668","affiliations":[{"raw_affiliation_string":"University of California, Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048052285","display_name":"Yufei Ding","orcid":"https://orcid.org/0000-0002-8716-5793"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yufei Ding","raw_affiliation_strings":["University of California, Santa Barbara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100385336","display_name":"Yuan Xie","orcid":"https://orcid.org/0000-0003-2093-1788"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yuan Xie","raw_affiliation_strings":["University of California, Santa Barbara, CA, USA"],"raw_orcid":"https://orcid.org/0000-0003-2093-1788","affiliations":[{"raw_affiliation_string":"University of California, Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I154570441"],"apc_list":null,"apc_paid":null,"fwci":1.3617,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.8103365,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"21","issue":"1","first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7792327404022217},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6919795274734497},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.6184222102165222},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.6071171164512634},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5280203223228455},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.46137842535972595},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4344910681247711},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42791491746902466},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.42229360342025757},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3881654143333435},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26880139112472534},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.2395721971988678},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1045772135257721}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7792327404022217},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6919795274734497},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.6184222102165222},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.6071171164512634},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5280203223228455},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.46137842535972595},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4344910681247711},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42791491746902466},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.42229360342025757},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3881654143333435},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26880139112472534},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.2395721971988678},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1045772135257721},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/lca.2021.3135557","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2021.3135557","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"},{"id":"pmh:oai:repository.hkust.edu.hk:1783.1-132959","is_oa":false,"landing_page_url":"https://repository.hkust.edu.hk/ir/Record/1783.1-132959","pdf_url":null,"source":{"id":"https://openalex.org/S4306401796","display_name":"Rare & Special e-Zone (The Hong Kong University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200769079","host_organization_name":"Hong Kong University of Science and Technology","host_organization_lineage":["https://openalex.org/I200769079"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1979527452","https://openalex.org/W2048466306","https://openalex.org/W2118231264","https://openalex.org/W2162639668","https://openalex.org/W2612654866","https://openalex.org/W2896090304","https://openalex.org/W2897709121","https://openalex.org/W2904405156","https://openalex.org/W3134274954","https://openalex.org/W3135352626","https://openalex.org/W3135380350","https://openalex.org/W6791235090"],"related_works":["https://openalex.org/W3120961607","https://openalex.org/W3148568549","https://openalex.org/W2098207691","https://openalex.org/W1648516568","https://openalex.org/W361036515","https://openalex.org/W4211178602","https://openalex.org/W2269474412","https://openalex.org/W4386903460","https://openalex.org/W2537599394","https://openalex.org/W2433923775"],"abstract_inverted_index":{"Despite":[0],"the":[1,9,74,85,122],"promising":[2],"future":[3,79],"of":[4,78,90,125],"near-bank":[5,64,80,134],"computing":[6],"to":[7,68,103,120,127],"address":[8],"\u201dmemory":[10],"wall\u201d,":[11],"there":[12],"are":[13],"still":[14],"critical":[15],"hardware":[16,98,129],"and":[17,30,76,88,92,117,130],"software":[18,32,131],"challenges,":[19,49],"such":[20],"as":[21],"designing":[22],"compute":[23],"logics":[24],"within":[25],"a":[26],"stringent":[27],"area":[28],"budget":[29],"developing":[31],"support":[33],"for":[34,62,96,111,133],"efficient":[35],"data":[36],"mapping.":[37],"An":[38],"open-source":[39,60],"simulation":[40],"framework":[41],"plays":[42],"an":[43],"important":[44],"role":[45],"in":[46,73],"addressing":[47],"these":[48],"which":[50],"is":[51],"unfortunately":[52],"missing.":[53],"In":[54],"this":[55,70],"paper,":[56],"we":[57,108],"introduce":[58],"our":[59,105],"simulator":[61],"in-DRAM":[63],"processing":[65,81,135],"accelerators,":[66],"MPU-Sim,":[67,91],"complete":[69],"missing":[71],"piece":[72],"research":[75],"development":[77],"solutions.":[82],"We":[83],"detail":[84],"design,":[86],"implementation,":[87],"interface":[89],"conduct":[93],"calibration":[94],"studies":[95],"key":[97],"components":[99],"with":[100],"state-of-the-art":[101],"simulators":[102],"validate":[104],"implementations.":[106],"Finally,":[107],"use":[109],"MPU-Sim":[110,126],"two":[112],"case":[113],"studies,":[114],"DRAM":[115],"refreshing":[116],"thread-block":[118],"scheduling,":[119],"demonstrate":[121],"potential":[123],"usage":[124],"study":[128],"optimizations":[132],"architectures.":[136]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}