{"id":"https://openalex.org/W3006586535","doi":"https://doi.org/10.1109/lca.2020.2973991","title":"DRAMsim3: A Cycle-Accurate, Thermal-Capable DRAM Simulator","display_name":"DRAMsim3: A Cycle-Accurate, Thermal-Capable DRAM Simulator","publication_year":2020,"publication_date":"2020-02-14","ids":{"openalex":"https://openalex.org/W3006586535","doi":"https://doi.org/10.1109/lca.2020.2973991","mag":"3006586535"},"language":"en","primary_location":{"id":"doi:10.1109/lca.2020.2973991","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2020.2973991","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100735522","display_name":"Shang Li","orcid":"https://orcid.org/0000-0002-6374-394X"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shang Li","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Maryland, College Park, USA"],"raw_orcid":"https://orcid.org/0000-0002-6374-394X","affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Maryland, College Park, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100619257","display_name":"Zhiyuan Yang","orcid":"https://orcid.org/0000-0002-2250-7959"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhiyuan Yang","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Maryland, College Park, USA"],"raw_orcid":"https://orcid.org/0000-0002-2250-7959","affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Maryland, College Park, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112560809","display_name":"D. Akhila Reddy","orcid":null},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dhiraj Reddy","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Maryland, College Park, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Maryland, College Park, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089770783","display_name":"Ankur Srivastava","orcid":"https://orcid.org/0000-0002-5445-904X"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ankur Srivastava","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Maryland, College Park, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Maryland, College Park, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047597896","display_name":"Bruce Jacob","orcid":"https://orcid.org/0009-0005-3493-8245"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bruce Jacob","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Maryland, College Park, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Maryland, College Park, USA","institution_ids":["https://openalex.org/I66946132"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I66946132"],"apc_list":null,"apc_paid":null,"fwci":23.125,"has_fulltext":false,"cited_by_count":334,"citation_normalized_percentile":{"value":0.99732835,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":"19","issue":"2","first_page":"106","last_page":"109"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9463656544685364},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7001404762268066},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4426212012767792},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.4383261203765869},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.43441396951675415},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.37039685249328613},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20612171292304993},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.20260322093963623},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.13962823152542114}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9463656544685364},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7001404762268066},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4426212012767792},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.4383261203765869},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.43441396951675415},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.37039685249328613},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20612171292304993},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.20260322093963623},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.13962823152542114},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lca.2020.2973991","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2020.2973991","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8299999833106995,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G2541711857","display_name":"SI2-SSE: 3DSIM: A Unified Framework for 3D CPU Co-Simulation","funder_award_id":"1642424","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1494352226","https://openalex.org/W2034861439","https://openalex.org/W2038389585","https://openalex.org/W2055094346","https://openalex.org/W2057218453","https://openalex.org/W2113235308","https://openalex.org/W2147657366","https://openalex.org/W2162639668","https://openalex.org/W2533585248","https://openalex.org/W2587180584","https://openalex.org/W2908349016","https://openalex.org/W4245923077"],"related_works":["https://openalex.org/W2516517078","https://openalex.org/W1992487929","https://openalex.org/W4386903460","https://openalex.org/W4293430534","https://openalex.org/W4297812927","https://openalex.org/W2335743642","https://openalex.org/W2800412005","https://openalex.org/W2536264121","https://openalex.org/W2900372418","https://openalex.org/W4382618825"],"abstract_inverted_index":{"DRAM":[0,15,25,44,55,72,88,95],"technology":[1],"has":[2],"developed":[3],"rapidly":[4],"in":[5,43],"recent":[6],"years.":[7],"Several":[8],"industrial":[9],"solutions":[10,31],"offer":[11,98],"3D":[12,62],"packaging":[13],"of":[14,22,61],"and":[16,24,35,38,74,82],"some":[17],"are":[18],"envisioning":[19],"the":[20,27,59,78,93],"integration":[21],"CPU":[23],"on":[26],"same":[28],"die.":[29],"These":[30],"allow":[32],"higher":[33],"density":[34],"better":[36],"performance":[37,81,104],"also":[39,92],"lower":[40],"power":[41],"consumption":[42],"designs.":[45],"However,":[46],"accurate":[47],"simulation":[48,80],"tools":[49],"have":[50],"not":[51],"kept":[52],"up":[53],"with":[54,103],"technology,":[56],"especially":[57],"for":[58],"modeling":[60,101],"DRAMs.":[63],"In":[64],"this":[65],"letter":[66],"we":[67],"present":[68],"a":[69],"cycle-accurate,":[70],"validated":[71],"simulator,":[73],"DRAMsim3,":[75],"which":[76],"offers":[77],"best":[79],"feature":[83],"sets":[84],"among":[85],"existing":[86],"cycle-accurate":[87],"simulators.":[89],"DRAMsim3":[90],"is":[91],"first":[94],"simulator":[96],"to":[97],"runtime":[99],"thermal":[100],"alongside":[102],"modeling.":[105]},"counts_by_year":[{"year":2026,"cited_by_count":53},{"year":2025,"cited_by_count":107},{"year":2024,"cited_by_count":70},{"year":2023,"cited_by_count":47},{"year":2022,"cited_by_count":28},{"year":2021,"cited_by_count":23},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":1}],"updated_date":"2026-08-12T21:12:35.861297","created_date":"2025-10-10T00:00:00"}